Logo
Explore Help
Sign In
Razvalyaev/IP_cores
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
8 Commits 1 Branch 0 Tags
main
Commit Graph
5 Commits
Author SHA1 Message Date
Stanislav 657d998426 Добавлен модуль контроля входного вектора, который способен писать в DDR память напрямую. 2025-12-04 18:06:44 +03:00
Stanislav 85e38154f2 Update IP_AXI_ADC in the part of hwp_interrupt 2024-04-13 16:13:27 +03:00
Stanislav ee1bee3331 Added the first IP core from HDL coder 2023-07-05 15:56:24 +03:00
Stanislav 8550416724 Added the compatibility another cores 2023-05-03 12:18:32 +03:00
Stanislav d7d79440ca Added previous cors 2023-04-27 17:42:38 +03:00
Powered by Gitea Version: 1.27.3
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API