sokolovstanislav
845f3fd223
Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12 (Здесь у нас nSBclk); Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14 (LoadMode); Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 23 (остается только для конфигурации); Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 24 (остается только для конфигурации); Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 162 (ТК4);
36 lines
597 B
VHDL
36 lines
597 B
VHDL
library IEEE;
|
|
use IEEE.STD_LOGIC_1164.ALL;
|
|
|
|
entity DigitalInversion is
|
|
port(
|
|
clk : in STD_LOGIC;
|
|
input : in STD_LOGIC;
|
|
ce : in STD_LOGIC;
|
|
output : out STD_LOGIC;
|
|
noutput : out STD_LOGIC
|
|
);
|
|
end DigitalInversion;
|
|
|
|
architecture Behavioral of DigitalInversion is
|
|
|
|
begin
|
|
|
|
process(clk)
|
|
begin
|
|
if rising_edge(clk) then
|
|
if (ce = '1') then
|
|
if input = '1' then
|
|
output <= '1';
|
|
noutput <= '0';
|
|
else
|
|
output <= '0';
|
|
noutput <= '1';
|
|
end if;
|
|
else
|
|
output <= 'Z';
|
|
noutput <= 'Z';
|
|
end if;
|
|
end if;
|
|
end process;
|
|
|
|
end Behavioral; |