Начало

Bin/UKSSTMS320F28335.hex

@@ -0,0 +1,916 @@
+:20000000AA0800000000000000000000000000000000000056B4F2010000ABB500FF40DDB5
+:2000200000000000C1C081C1400101C3C003800241C201C6C006800741C70005C1C581C4C4
+:20004000400401CCC00C800D41CD000FC1CF81CE400E000AC1CA81CB400B01C9C0098008A5
+:2000600041C801D8C018801941D9001BC1DB81DA401A001EC1DE81DF401F01DDC01D801CD4
+:2000800041DC0014C1D481D5401501D7C017801641D601D2C012801341D30011C1D181D053
+:2000A000401001F0C030803141F10033C1F381F240320036C1F681F7403701F5C0358034E5
+:2000C00041F4003CC1FC81FD403D01FFC03F803E41FE01FAC03A803B41FB0039C1F981F8A3
+:2000E00040380028C1E881E9402901EBC02B802A41EA01EEC02E802F41EF002DC1ED81EC34
+:20010000402C01E4C024802541E50027C1E781E640260022C1E281E3402301E1C021802054
+:2001200041E001A0C060806141A10063C1A381A240620066C1A681A7406701A5C065806443
+:2001400041A4006CC1AC81AD406D01AFC06F806E41AE01AAC06A806B41AB0069C1A981A8A2
+:2001600040680078C1B881B9407901BBC07B807A41BA01BEC07E807F41BF007DC1BD81BCD3
+:20018000407C01B4C074807541B50077C1B781B640760072C1B281B3407301B1C071807054
+:2001A00041B00050C190819140510193C053805241920196C056805741970055C1958194A2
+:2001C0004054019CC05C805D419D005FC19F819E405E005AC19A819B405B0199C0598058A4
+:2001E00041980188C04880494189004BC18B818A404A004EC18E818F404F018DC04D804C33
+:20020000418C0044C184818540450187C047804641860182C042804341830041C181818051
+:200220004040FFFF40DB00000000FFFF41DB00000000FFFF42DB00000000EEFF80DB0000A8
+:200240001BD6B738D79AFC3FA84C79BF0000000000000000000000000000000000000000E6
+:2002600000000000FFFF7ADB00001400FFFF7BDB00000000FFFF7CDB00000000F4FF64D740
+:2002800000000000000000000000489D0000FC9D0000999D00009E9D0000FFFF7CD700001E
+:2002A0000000FFFF7DD700000000FFFF7ED700000000FFFF7FD700000000FEFF1CDD00004F
+:2002C00000000000FEFF1EDD000000000000FEFF20DD000000000000FEFF22DD0000000030
+:2002E0000000FFFF24DD00000000FFFF25DD00000000F0FF1ADB00003F0006005B004F002C
+:2003000066006D007D0007007F006F00400000000000000079000000FBFF2ADB00000800D8
+:200320000C00100000000400FFFF26DD00000000FFFF27DD00000000FFFF28DD0000000097
+:20034000FFFF32DD00000000FEFF30DB000001000200FEFF32DB000000000000FEFF34DB6F
+:20036000000000000000FFFF8ADE00000000FFFF8BDE00000000FEFF8DDE00000000000048
+:20038000FFFF49D700000000FFFF4AD700000000FFFF4BD700000000FEFF90DE0000000095
+:2003A0000000FEFF92DE000000000000FEFF9EDE0000A6B50000FEFFA0DE0000A6B5000026
+:2003C000FEFFA2DE000000000000FEFFA4DE000000000000FFFF00D700000000FFFF44D337
+:2003E00000000100FFFF3ADD00000A00FFFF3BDD00000100FFFF01DB0000000000000000EC
+:20040000AB35000000801B76F0FF00E2BD0030E60006422916562376391110292576006F44
+:200420001B76F0FF00E2BD0030E60006422916562376390110292576006F1B76F0FF00E232
+:20044000BD0030E60006422916562376390110292576006F1B76F0FF00E2BD0030E600069B
+:20046000422916562376390110292576006F1B76F0FF00E2BD0030E6000642291656102944
+:200480002576006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E29B
+:2004A000BD0030E600064229165610292576006F1B76F0FF00E2BD0030E600064229165637
+:2004C00010292576006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF04
+:2004E00000E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E60006422981
+:20050000165610292576006F1B76F0FF00E2BD0030E600064229165610292576006F1B7646
+:20052000F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E60006BC
+:200540004229165610292576006F1B76F0FF00E2BD0030E600064229165610292576006F2C
+:200560001B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E6F1
+:2005800000064229165610292576006F1B76F0FF00E2BD0030E60006422916561029257655
+:2005A000006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD0058
+:2005C00030E6000602FE422916561F7633002292419623760100267601011F76330022189B
+:2005E000FA001F7633002128FFFF1029103B1F763300419222962576006F1B76F0FF00E2AF
+:20060000BD0030E6000602FE422916561F7633002292419623760100267601011F763300D7
+:200620002218F8001F7633002128FFFF1029103B1F763300419222962576006F1B76F0FF18
+:2006400000E2BD0030E6000602FE422916561F76330022924196237601011F76330022929E
+:200660001F763300222B1F7633002128FFFF1029103B1F763300419222962576006F1B76E4
+:20068000F0FF00E2BD0030E6000602FE422916561F76330022924196237601011F76330023
+:2006A000221868001F7633002128FFFF1029103B1F763300419222962576006F1B76F0FF28
+:2006C00000E2BD0030E6000602FE422916561F7633002292419623760100267601011F7668
+:2006E0003300221848001F7633002128FFFF1029103B1F763300419222962576006F1B76C4
+:20070000F0FF00E2BD0030E6000602FE422916561F763300229241962376010026760101CD
+:200720001F76330022921F763300222B1F7633002128FFFF1029103B1F7633004192229642
+:200740002576006F1B76F0FF00E2BD0030E6000602FE422916561F76330022924196237691
+:200760000100267601011F763300221878001F7633002128FFFF1029103B1F763300419232
+:2007800022962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002492419630
+:2007A00023760200267600001F76330024180E001F7633002128FFFF1029103B1F76330095
+:2007C000419224962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002492F2
+:2007E000419623760200267600001F76330024180C001F7633002128FFFF1029103B1F76B3
+:200800003300419224962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330034
+:200820002492419623760200267600001F763300241808001F7633002128FFFF1029103B55
+:200840001F763300419224962576006F1B76F0FF00E2BD0030E6000602FE422916561F7692
+:2008600033002492419623760200267600001F76330024921F763300242B1F7633002128DB
+:20088000FFFF1029103B1F763300419224962576006F1B76F0FF00E2BD0030E6000602FE3C
+:2008A000422916561F7633002492419623760200267600001F76330024180F001F763300FA
+:2008C0002128FFFF1029103B1F763300419224962576006F1B76F0FF00E2BD0030E60006B3
+:2008E00002FE422916561F7633002492419623760200267600001F76330024181F001F76DD
+:2009000033002128FFFF1029103B1F763300419224962576006F1B76F0FF00E2BD0030E645
+:20092000000602FE422916561F763300269241962376040026763D011F76330026183E00C8
+:200940001F7633002128FFFF1029103B1F763300419226962576006F1B76F0FF00E2BD0084
+:2009600030E6000602FE422916561F763300269241962376040026763D011F763300269236
+:200980001F763300262B1F7633002128FFFF1029103B1F763300419226962576006F1B76B9
+:2009A000F0FF00E2BD0030E6000602FE422916561F763300269241962376040026763D01E8
+:2009C0001F76330026921F763300262B1F7633002128FFFF1029103B1F7633004192269694
+:2009E0002576006F1B76F0FF00E2BD0030E6000602FE422916561F763300269241962376EB
+:200A0000040026763D011F763300261826001F7633002128FFFF1029103B1F76330041929E
+:200A200026962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002692419687
+:200A40002376040026763D011F763300261826001F7633002128FFFF1029103B1F76330098
+:200A6000419226962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330026924B
+:200A800041962376040026763D011F76330026921F763300262B1F7633002128FFFF102927
+:200AA000103B1F763300419226962576006F1B76F0FF00E2BD0030E6000602FE4229165678
+:200AC0001F7633002892419623760800267608011F763300281802001F7633002128FFFF5E
+:200AE0001029103B1F763300419228962576006F1B76F0FF00E2BD0030E6000602FE422969
+:200B000016561F7633002A92419623760800267608011F76330028921F763300282B1F7696
+:200B200033002128FFFF1029103B1F763300419228962576006F1B76F0FF00E2BD0030E61F
+:200B4000000602FE422916561F7633002892419623760800267608011F763300281803000E
+:200B60001F7633002128FFFF1029103B1F763300419228962576006F1B76F0FF00E2BD0060
+:200B800030E6000602FE422916561F7633002892419623760800267608011F7633002818BB
+:200BA00003001F7633002128FFFF1029103B1F763300419228962576006F1B76F0FF00E2DA
+:200BC000BD0030E6000602FE422916561F7633002892419623760800267608011F763300FE
+:200BE00028180F001F7633002128FFFF1029103B1F763300419228962576006F1B76F0FF30
+:200C000000E2BD0030E6000602FE422916561F7633002892419623760800267608011F760E
+:200C2000330028180F001F7633002128FFFF1029103B1F763300419228962576006F1B76AB
+:200C4000F0FF00E2BD0030E6000602FE422916561F7633002A924196237610002676100162
+:200C60001F7633002A1802001F7633002128FFFF1029103B1F76330041922A962576006F70
+:200C80001B76F0FF00E2BD0030E6000602FE422916561F7633002A924196237610002676A2
+:200CA00010011F7633002A921F7633002A2B1F7633002128FFFF1029103B1F763300419254
+:200CC0002A962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002C924196DB
+:200CE00023762000267639011F7633002C1832001F7633002128FFFF1029103B1F763300CC
+:200D000041922C962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002C929C
+:200D2000419623762000267639011F7633002C921F7633002C2B1F7633002128FFFF102960
+:200D4000103B1F76330041922C962576006F1B76F0FF00E2BD0030E6000602FE42291656CF
+:200D60001F7633002C92419623762000267639011F7633002C1833001F7633002128FFFF39
+:200D80001029103B1F76330041922C962576006F1B76F0FF00E2BD0030E6000602FE4229C2
+:200DA00016561F7633002C92419623762000267639011F7633002C1837001F763300212887
+:200DC000FFFF1029103B1F76330041922C962576006F1B76F0FF00E2BD0030E6000602FEEF
+:200DE000422916561F7633002C92419623762000267639011F7633002C1822001F7633003A
+:200E00002128FFFF1029103B1F76330041922C962576006F1B76F0FF00E2BD0030E6000665
+:200E200002FE422916561F7633002C92419623762000267639011F7633002C921F763300A1
+:200E40002C2B1F7633002128FFFF1029103B1F76330041922C962576006F1B76F0FF00E2DF
+:200E6000BD0030E6000602FE422916561F7633002E92419623764000267600001F76330026
+:200E80002E183E001F7633002128FFFF1029103B1F76330041922E962576006F1B76F0FF52
+:200EA00000E2BD0030E6000602FE422916561F7633002E92419623764000267600001F7637
+:200EC00033002E1838001F7633002128FFFF1029103B1F76330041922E962576006F1B76D4
+:200EE000F0FF00E2BD0030E6000602FE422916561F7633002E92419623764000267600009D
+:200F00001F7633002E1838001F7633002128FFFF1029103B1F76330041922E962576006F8F
+:200F20001B76F0FF00E2BD0030E6000602FE422916561F7633002E924196237640002676CB
+:200F400000001F7633002E1820001F7633002128FFFF1029103B1F76330041922E962576D6
+:200F6000006F1B76F0FF00E2BD0030E6000602FE422916561F7633002E92419623764000B8
+:200F8000267600001F7633002E1828001F7633002128FFFF1029103B1F76330041922E968D
+:200FA0002576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002E92419623761D
+:200FC0004000267600001F7633002E921F7633002E2B1F7633002128FFFF1029103B1F7664
+:200FE000330041922E962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330043
+:201000003092419623768000267600001F7633002C921F7633002C2B1F7633002128FFFFCE
+:201020001029103B1F763300419230962576006F1B76F0FF00E2BD0030E6000602FE42291B
+:2010400016561F7633003092419623768000267600001F763300301801001F7633002128EC
+:20106000FFFF1029103B1F763300419230962576006F1B76F0FF00E2BD0030E6000602FE48
+:20108000422916561F7633003092419623768000267600001F7633002C1823001F7633006C
+:2010A0002128FFFF1029103B1F763300419230962576006F1B76F0FF00E2BD0030E60006BF
+:2010C00002FE422916561F7633003092419623768000267600001F763300301803001F767B
+:2010E00033002128FFFF1029103B1F763300419230962576006F1B76F0FF00E2BD0030E652
+:20110000000602FE422916561F7633003292419623760001267600011F76330032921F7637
+:201120003300322B1F7633002128FFFF1029103B1F763300419232962576006F1B76F0FF9F
+:2011400000E2BD0030E6000602FE422916561F7633003292419623760001267600011F76CE
+:2011600033003218FD001F7633002128FFFF1029103B1F763300419232962576006F1B7664
+:20118000F0FF00E2BD0030E6000602FE422916561F76330032924196237600012676000134
+:2011A0001F763300321871001F7633002128FFFF1029103B1F763300419232962576006FAC
+:2011C0001B76F0FF00E2BD0030E6000602FE422916561F7633003292419623760001267664
+:2011E00000011F763300321875001F7633002128FFFF1029103B1F763300419232962576D6
+:20120000006F1B76F0FF00E2BD0030E6000602FE422916561F763300329241962376000150
+:20122000267600011F76330032921F763300322B1F7633002128FFFF1029103B1F76330005
+:20124000419232962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330032924B
+:20126000419623760001267600011F76330032921F763300322B1F7633002128FFFF102967
+:20128000103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FE4229165684
+:2012A0001F7633003292419623760001267600011F763300321831001F7633002128FFFF42
+:2012C0001029103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FE422977
+:2012E00016561F7633003292419623760001267600011F763300321875001F763300212850
+:20130000FFFF1029103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FEA3
+:20132000422916561F7633003892419623760008267600001F76330038189E001F763300B2
+:201340002128FFFF1029103B1F763300419238962576006F1B76F0FF00E2BD0030E6000614
+:2013600002FE422916561F7633003892419623760008267600001F76330038189C001F76A7
+:2013800033002128FFFF1029103B1F763300419238962576006F1B76F0FF00E2BD0030E6A7
+:2013A000000602FE422916561F7633003892419623760008267600001F7633003818900002
+:2013C0001F7633002128FFFF1029103B1F763300419238962576006F1B76F0FF00E2BD00E8
+:2013E00030E6000602FE422916561F7633003892419623760008267600001F76330038183C
+:2014000090001F7633002128FFFF1029103B1F763300419238962576006F1B76F0FF00E2D4
+:20142000BD0030E6000602FE422916561F7633003892419623760008267600001F7633008E
+:2014400038921F763300382B1F7633002128FFFF1029103B1F763300419238962576006F91
+:201460001B76F0FF00E2BD0030E6000602FE422916561F76330038924196237600082676B4
+:2014800000001F76330038189F001F7633002128FFFF1029103B1F763300419238962576FE
+:2014A000006F1B76F0FF00E2BD0030E6000602FE422916561F7633003892419623760008A1
+:2014C000267600001F76330038921F763300382B1F7633002128FFFF1029103B1F76330058
+:2014E000419238962576006F1B76F0FF00E2BD0030E60006422916562576006F1B76F0FFA5
+:2015000000E2BD0030E60006422916562576006F1B76F0FF00E2BD0030E60006422916561D
+:201520002576006F1F76BF010B1A000806001F76BF010F1A000806001F765D0307920252AB
+:2015400006ED1F76BF010B1A0010056F1F76BF010D1A001006001F765D030792025206ED33
+:201560001F76BF010D1A0010056F1F76BF010B1A001006001F765D030792025206ED1F7671
+:20158000BF010B1A0080056F1F76BF010D1A008006001F765D030792025206ED1F76BF0146
+:2015A0000D1A0080056F1F76BF010B1A008006001F765D030A9219EC1F765F033192013B84
+:2015C0001F765F03309EA985A9BD120F007700770077007789E6010002E808184076B9B21A
+:2015E0001F766D0303E236001F765D03099231EC1F765F033292013B1F765F03309EA98534
+:20160000A9BD120F007700770077007789E6010002E840164076B9B21F766D0303E2360076
+:201620001F765F03013B33921F765F03319EA985A9BD120F007700770077007789E60100EB
+:2016400002E840164076B9B21F766D0303E2380006001B76F0FF0500BDA8BDA0BDC2BDC3BB
+:20166000BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000604FE69FF4229E4
+:201680001656227601021F766C0301560C002376391110291A761F765F033FCC0080CEFFE1
+:2016A00004ED69FF40765AAC1F766D033A92019CA988A6BD120F0077007700771F766D0388
+:2016C0008BE600003A9612E8000D14AD08641F766D033A2B1F766D03BF563B011F765F03DE
+:2016E0003F931F765E03019111920190A8CA4396009B1F766D03009A0440BD56A901005284
+:20170000B156A8014392A8CA05EC69FF40769488046F69FF40768F881F766D033F0A1F761C
+:201720006D033F920A5216681F766D033F2B1F767403159204EC40769988036F4076A8884D
+:201740001F767403169204EC4076B788036F4076C68843920CED1F765F0328921F766D03F6
+:201760003F5405ED4076C6884076A888009A1F76740300D41793B056A9010052B156A40128
+:201780004392A4CE08EC1F766D033E28F4011F766E033E2B43921F76740317961F766D03AC
+:2017A0003E92019CA988A6BD120F0077007700771F766D038BE600003E9612E8D01F14ADAE
+:2017C00077641F766D033E2B1F766E033E0A1F766E033E4003EF019A026F009A1F766E0350
+:2017E0003F961F766E033E92079003EC019A026F009A1F767403149643920BEC1F766E038A
+:201800003F921F76740316961F7674031596506F1F766D03044008EF1F766E033F921F761D
+:2018200074031596056F1F767403BF5615011F765E0311CD02001F765F03D0FF3FCC4000F4
+:20184000C5FFA8CA07EC1F76740314921F76740315961F766D0304CC0400C1FF1F76740351
+:20186000B056160125ED1F766D0304CC0800C2FF08EC1F766E033F921F7674031696186F91
+:201880001F766D0304CC1000C3FF0FEC009A1F76740300D41493B056A9011F767403005277
+:2018A000B156A401167C046F1F767403162B84FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0066
+:2018C00080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF1776027602FE1F766E03BF563728A3
+:2018E0001F766E03BF5638281F767403BF560D1B1F7674030E2B1F766D033D2B1F766D036D
+:201900003D1A01001F766D033D1A00801F766D033D1A00401F766D033D1A0010412B41924C
+:2019200009520C63013B008F76DE41850156A400C42B410A41920952F664412B4192185292
+:201940001363013B008F45DB41850156A400C42B4185008F5DDB0156A4004192C496410A76
+:2019600041921852EF64412B419212521063412D008FC0DB1235408F80DB0156A4001202A9
+:2019800040760DB5410A41921252F2641F765D030792015249ED1F765D030692055203EC0D
+:2019A000065205ED1F766D03BF560007075203EC085205ED1F766D03BF5600061F766D0303
+:2019C000035600011F766D0301961F766D0302961F766D030092029C4296412B1F766D03F6
+:2019E000019241540F65013B008F45DB41850156A400BF56C409410A1F766D030192415445
+:201A0000F3621F765D030692075203EC08520CED1F767903BF5637011F766D03072B1F761F
+:201A20006D03082B420B1F765D030792025224ED1F766D03BF5600081F766D0300921F7675
+:201A40006D0301961F766D030296029C4296412B1F766D03019241540F65013B008F45DB74
+:201A600041850156A400BF56C40A410A1F766D0301924154F3621F767A03C8E24201AFE265
+:201A8000000050E800104076B9B21F767A0303E2000082FE060002FE412B41920252E3FFEB
+:201AA0008F00422B429208521063013B008F01D8035641030156A40042850156A400C42B9C
+:201AC000420A42920852F264410A41920252EA64766F1F766003091AFF3C1F7660030F1A1A
+:201AE000007F756F1F766003091A0F001F7660030F1A000F6C6F412B419218523663013BD0
+:201B0000008F45DB41850156A400C4922AEC4193A892A2FF008D01D8CBFFA894A3FFA985FE
+:201B20000156A000109B4192C000FCB4A92D019B67FFC099013B4192189C008D01D8A9932A
+:201B4000A2FFCBFFA894A3FFA9850156A000109B4192189CC000FCB4019BA92D67FFC09944
+:201B6000410A41921852CC64412B419203521463013B008F01D84185408F09D80156A4008D
+:201B80004192039CA9850156A500C492C596410A41920352EE641F7660030F1A00011F767C
+:201BA0005D030792025206ED1F766003101A03000E6F1F766003101A0F00096F1F765D03A5
+:201BC0000692015287EC02528EEC966F1F765D030792045215ED1F7660030B1A0300BF56B9
+:201BE0004204412B086F4292412D1F76600366FF0B98410A1F765E0320924154F5621F7606
+:201C00006003021A03001F766003081A00011F766003101A000E1F7660030F1A7F001F76C2
+:201C20006003101A00E082FE060006FE467D459744A8419600520EEC448A013B4585C40F58
+:201C40000362019A116F448A01020156C40046920B6F448AC40603ED009A066F448A01025E
+:201C60004156C400469286FE060006FE44A84196448AC4924596013B008F80D741850156A2
+:201C8000A400C4924696CCFF019003ED461800F0459246981F766D03038846CD0001D7FFA5
+:201CA0001F766D03A6CC0100A9CB0191A6CCFEFFA9CB039700D4009A46CD0001D7FFB056CB
+:201CC000A9010052B156A40146CDFFFDA492019088FFA8CA4696008F80D741850156A4000A
+:201CE0004692C49686FE0600BDB20EFE439600520AED1F766D0303921F766D0304961F76BD
+:201D00006D03032B013B008F80D743850156A400C4CC0080CEFF1BEC1F766D03019243542D
+:201D200016654385008F80D70156A400C42B4385008F80D70156A400C41A0080008F98D78B
+:201D400043850156A400C42BEFFFAD0103564301008F40DE0156A400C406461E1F765F03CB
+:201D60003FCC0001C7FF0FECAFE2460043858CE60000008F98D70156A400A9BF120FC496A9
+:201D8000EFFF91014385008F80D70156A400C4CC0010CBFF4FEC1F766D03019243544A6597
+:201DA000009AA985A9BD120F007700770077007789E600004D9603E24A004C2B4C921852B8
+:201DC0002D63013B008F45DB43850156A400408F45DB4C850156A500C492C5541BED4C85C1
+:201DE000008F80D70156A4001F766D033D92C4CE11ED03564C01008F40DE0156A400AFE2BF
+:201E00004A00AFE2C40110E70800007703E24A004D0A4C0A4C921852D5644D9209ECAFE2EA
+:201E20004A00C8E24D014076B9B203E24A004A06461E1F767A0306060BEC013B008F92DB0F
+:201E4000035643010156A4004606C41E206F013B008F92DB03564301408F92DB0156A40021
+:201E6000035643010156A5001F767A03A48BAFE2C500AFE2460120E300414076B9B2AFE264
+:201E8000C10110E74000007703E2C100013B008F92DB035643010156A400C406461E1F7699
+:201EA0006D034392029E4E9626641F765F033FCC1000C3FF1F765D030ACA1F765E0311CD5E
+:201EC0000400D1FFA9CBC156EE001F767A030606C056E900AFE246004E858CE60000008FED
+:201EE000F0D70156A400A9BF120FC4964076D588EFFFD900009A1F765D0300D40A93B0565D
+:201F0000A9010052B156A4014392A4CE01904E96408F76DB807645DB008FF0D74E850156A7
+:201F2000A40003564E010156A50043850156A600C8E2C400AFE24601C07604DDC685015695
+:201F4000A70020E70800AFE2C50100E70800C8E2C701007710E70800007703E2480016E8FB
+:201F6000000914AD056306E8401603E2480012E8401A14AD056502E8401A03E248001F7639
+:201F80005E0311CD02001F765F03D0FF3FCC4000C5FFA8CA10EC4385008F45DB0156A4004B
+:201FA000408FAEDBC4850156A500C8E2C500007703E2480050E8004843858CE60000008F28
+:201FC00098D70156A400A9BF120FC4964B2B4385008F80D70156A400C4CC0040CDFF59EDB3
+:201FE000AFE2480016E8000914AD056512E8401A14AD08644B1A01001F766D03031A1000BD
+:20200000486F4385008FB0D70156A400AFE24801C492FB9CA985A9BD120F0077007700774F
+:20202000007789E60000007794E6010014AD0A654385008F80D70156A400C4CC2000C4FF7C
+:202040000DED4385008FB0D70156A400C8E2C400007794E6010014AD0A654B1A20004B1A33
+:2020600000011F766D03031A0400136F4385008FC8D70156A400C8E2C400007794E6010066
+:2020800014AD07654B1A10001F766D03031A08001F767A03060606EDAD5C43928BDC407668
+:2020A000328C8EFEBE8B06001B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0098
+:2020C00003E2BD0103E2BD0203E2BD0330E6000602FE69FF422916561F7633003292419656
+:2020E00023760001267600011F76330032921F763300322B1F7633002128FFFF1029008F21
+:2021000000D069FF40760594008F00D040767F8F103B1F7633004192329682FEAFE2BE0395
+:20212000AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF17763C
+:2021400002761B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E290
+:20216000BD0203E2BD0330E6000602FE69FF422916561F7633003292419623760001267607
+:2021800000011F763300321871001F7633002128FFFF1029008F80D369FF40760594008F4B
+:2021A00080D340767F8F103B1F7633004192329682FEAFE2BE03AFE2BE02AFE2BE01AFE256
+:2021C000BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF177602761B76F0FF0500BDA86C
+:2021E000BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E60006D2
+:2022000002FE69FF422916561F7633003292419623760001267600011F7633003218FD00D6
+:202220001F7633002128FFFF1029008F00D069FF40760594008F00D040761C91103B1F769E
+:2022400033004192329682FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC506
+:20226000BEC4BE83BE8A0300F1FF177602761B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2CB
+:20228000BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000602FE69FF422916561F7603
+:2022A00033003292419623760001267600011F763300321875001F7633002128FFFF10294A
+:2022C000008F80D369FF40760594008F80D340761C91103B1F7633004192329682FEAFE261
+:2022E000BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF47
+:202300001776027604FE42A8428AC48AECCC4000C5FF16ED1F7633002192A9CDFFFEC7FF3F
+:2023200001901F7633000150019087FFA8CA2196428AC48A0BDCC41A4000EFFF8001428A59
+:20234000C48AFC92FF904396428AC48AECCC8000C6FF0AEC428AC48ACC18DFFF428AC48A36
+:20236000CC1A2000D26F428A008DA0019492CDED428A008D3B039492015216ED428A008DD0
+:202380003D03BF569401428A0002008D3403941E428A008D3F03942B428A008D3E03942B5C
+:2023A000428A0DD0942B428A008D3F039492ADED428A008D3D039492C156E200428A008D49
+:2023C0003E0394924BED1F760403109243541FEC1F7674033B92435403ED005218ED428AFB
+:2023E000008D31039492435406ED428A008D330394920DED1F7674033A92435424ED0052EB
+:2024000022EC428A008D330394921DED428A4392008D320394964206008F3E030156A4004F
+:20242000019BC492A995C497428A013BA9850156A4000ED043929496089A428A40760A9243
+:20244000EFFF64FF428A008D3F03BF569401428A008D3D03942BEFFF59FF4206008F3E0330
+:202460000156A400019BC492A995C497428A013BA9850156A4000ED043929496428A008D6F
+:202480003E039492075210ED428A0DD0949210520BED428A008D3303949206ED43921F7644
+:2024A0005C030A9C1096428A008D3E03949202523DED428A43920DD09496428A9492035244
+:2024C0001668428A94924252126642839558008F00D7949203520B68428A0DD09492335226
+:2024E0001CED428A0CD094923A5217EC428A099A40760A92428A008D3E03942B428A008D03
+:202500003D03BF569401428A008D3F03942B428A0DD0942BEFFFFAFE428A0DD094923352D5
+:2025200005ED428A008D3D03942B42830DD095584283008F00D79492008D3E039554086949
+:202540004283008F90019585A40FE8FFDFFE428A099A40760A92428A008D3D03942B428A20
+:20256000008D3F03BF569401428A008DA001BF569401428A0DD0942BEFFFC8FE4283F5C4A4
+:20258000208F0000A9A8A60F08664283F5C42F8F0000A9A8A60F08674283208F0000F5A856
+:2025A00042830AD095A8428A0CD094923A52C056ADFE428A008DA001949208EC428A008DB7
+:2025C0003F03BF569401EFFFA1FE4206008F34030156A400C4C4A692019001DEC4C24496E9
+:2025E00009EC4283F58AA9A80109F51E4392C498066F428AF48A03564308C496428A008DED
+:2026000034039406428AE40FE8FF80FE428A339A0FD09496428A0CD09496099A428A40762C
+:202620000A92428A008D3F03BF569401428A008DA001BF569401EFFF69FE84FE060004FE36
+:2026400042A8428A008D3A0394923CED4206008F38030156A4000102C407C41E428A008D95
+:202660003603940F0568428AC48ABF56E402428A08D0948A4283849295A8428AC48A09D02F
+:202680009496428A4283008D36039406008D3803950F5766428AC48AE4CC4000C5FFFBEC41
+:2026A000428A099A40760A92428AD492025205ED1F76BF01081A0400428A008D9E01942BAF
+:2026C000406F4206008F38030156A400C4C4A692019001DEC4C24396428A4283008D360358
+:2026E0009406008D3803950F0566428AC48ABF56E40243920DEC428A08D0948A42838492E9
+:2027000095A8428AC48AFF9009D094960B6F428A428308D0948AC58309D0C492A7FFFF9023
+:202720009596428A4283008D36039406008D3803950F0766428AC48AE4CC4000C5FFFBECEF
+:202740001F7633002192A9CDFFFEC7FF01901F7633000150019087FFA8CA219684FE060053
+:2027600002FE412B419246520D63013B008F00D741850156A4004192C496410A41924652CC
+:20278000F5641F765C03BF56330C1F765C03BF56340C1F765C03BF5635081F765C03BF5600
+:2027A00036091F765C03BF5637101F765C03BF5638081F765C03BF56390C1F765C03BF56EA
+:2027C0003A0C1F765C03BF563B051F764D030492FE9C1F765C033D961F764D0304921F767E
+:2027E0005D03FF9C01961F765C03BF563E081F765C03BF5603081F765C03BF5606081F7638
+:202800005C03BF56100D1F765C03BF56051B1F765C03BF563C1282FE060004FE439642A85C
+:20282000439208520BED089A428A01D54E9B4076C493428A008D3B03942B439209520CEDB8
+:20284000089A428A01D54E9B4076C493428A008D3B03BF56940184FE060008FE461E44A027
+:2028600042A8472B471B30750566470A471B3075FD69428AD492025205ED1F76BF010818DF
+:20288000FBFF472B471B10270566470A471B1027FD69428A4606008D3603941E428A4406D2
+:2028A00008D00109941E428A008D3A03942B428AC48AE4CC4000C5FFFBEC428A089A407656
+:2028C0000A92428A008D38030102941E460F0C67428AC48ABF56E401428AC483448A09D07D
+:2028E000C4929596216F4283448AC58309D0C4929596428AC48AE4CC4000C5FFFBEC472B6B
+:20290000471BE8030566470A471BE803FD69428A099A40760A92428AD492025205ED1F762D
+:20292000BF01081A0400009A88FE060006FE461E44A042A8428AD492025205ED1F76BF0188
+:202940000818FBFF428A4606008D3603941E428A08D04406941E428A008D3A03BF569401ED
+:20296000428AC48AE4CC4000C5FFFBEC428A089A40760A92428A008D38030102941E428ACD
+:20298000C48ABF56E4014283448A09D0C583C492A7FFFF909596009A86FE060006FE441EFB
+:2029A00042A81F76740384E2440188E2360050E809404076B9B288E60000007703E2460024
+:2029C000428AC48A4692A7FFFF90D496428AC48A4692FF90DC9686FE060002FE41961F767D
+:2029E0004D0304961F764003BF5602011F764E03BF56020282FE060008FE441E417C419280
+:202A0000015231ED008F50701F76400300A8008F00D048A822761F76BE0109CCFFF3A91AB1
+:202A200000041F76BE0109961F76BE0109CCFFFCA91A00011F76BE0109961F763700008F69
+:202A4000518E00A81F763700008FE98E02A81F763300321A01001F763300321A02002376AF
+:202A600000011A764192025239ED008F50771F764E0300A8008F80D348A822761F76BE01D6
+:202A800007CCFFCFA91A00201F76BE0107961F76BE0107CCFF3FA91A00801F76BE01079628
+:202AA0001F76BE011618CFFF1F76BE011A1A04001F763700008F9E8E04A81F763700008FAC
+:202AC000348F06A81F763300321A04001F763300321A0800237600011A76488A4192D49618
+:202AE000488AC406461E01D5089A488A4E9B4076C493468A0CDCC41A0040468A0CDCC4182C
+:202B0000FFDF468ACC18BFFF468ACC18DFFF468ACC18F7FF468ACC18FBFF468ACC1A0200C3
+:202B2000468ACC1A0100468A0ADCC418FFBF468A0BDCC4CCE0FF0150C4964076AD91488AF7
+:202B400044064076CB92488AD492025205ED1F76BF01081A0400488AC48ABF56E402099A61
+:202B6000488A40760A92488A0CD0942B488A008D9E01942B488A008D3303942B468A0BDCFC
+:202B8000C41A4000468ACC1A200088FE060008FE457D4497439642A8428AC406481E43927E
+:202BA0001D6509521B63488AFF9CC4CDF8FF0790A8CAC496136F488AC418DFFF166F488AFD
+:202BC000C41A2000488AC418BFFF0F6F488AC41A2000488AC41A4000086F44924552F7EC86
+:202BE0004E52EAEC4F52ECEC4592015204ED488AC4187FFF4592025204ED488AC41A800053
+:202C0000488AC418EFFF488AC418F7FF88FE060002FE42A8428A0002008D4203941E82FE2C
+:202C2000060002FE42A882FE060002FE22761F765D030792045207ED008F73AA1F76340039
+:202C40001AA8066F008F26891F7634001AA81A761F7674030F8F404269FF340642A8C0006C
+:202C60009CB4A9BD120F0077007702E8D11F008F0ADB89E6000040767EB21F7630000C28F3
+:202C800020402376001082FE060004FE429741960052036480520364009A4D6FA2FF419336
+:202CA000CBFF013B008F01D8A894A3FFA9850156A400C492439642920EEC4193A892A2FFF3
+:202CC000008F09D8CBFFA894A3FFA9850156A400C49243984193019A0F91A82D66FF43C036
+:202CE000008FE4D742850156A400039BC492C000EBB4013B408F80DAA98841850156A5001D
+:202D000000D4A692C554B456A401447C01D4449209ED4185408FC0D90156A500C592B156F6
+:202D2000A400447C009B439204EC4492B056A8014397439284FE060008FE407651AC103B0F
+:202D400069FF4076B1B3267600002F76000040762EB5407641B3407663A81F76BF010C1A31
+:202D600001001F76BF010B1A0100412B41920A521263012920FF50C340769BB31F76BF0112
+:202D80000F1A01001F76BF010E1A0100410A41920A52F0641F76BF010A1A01001F76BF01EE
+:202DA0000B1A0100407677A81F765D030692109B407692B50D9A4076EA9201D4418F00C2A3
+:202DC000A9A04076F99202D4418F00C2A9A04076F99240761F9D1F765D03009A0893407625
+:202DE00004A3407612944076C6B41F765D030792045203EC4076CDA54076688A407600B493
+:202E00004076BFA04076488B1F765D0306921F765F033E961F765F03BF563D03412B419231
+:202E200008520C63013B008F36DB41850156A400C42B410A41920852F664412B41920252D8
+:202E40001363013B008FF8D741850156A40000BE408FFAD7C47E41850156A500C57E410AB1
+:202E600041920252EF6422761F76C001BF56292F1A761F766D033B924FEC1F766D033B2B75
+:202E80001F765D03079204521AED1F765E03219216EC1F766C032F0A1F766C032F921F7605
+:202EA0005E0321540C641F766C032F2B008F80D34076A5A21F76BF010E1A0100412B4192D2
+:202EC00080521463013B008F80DA41850156A400C41B307507634185008F80DA0156A4002B
+:202EE000C40A410A41928052EE64412B419202521363013B008F30DB41850156A400C492CC
+:202F000007EC4185008F30DB0156A400C40B410A41920252EF64412B41920252E3FF270231
+:202F2000013B008FE0D741850156A400C492C15619024185008F30DB0156A400C492C056FF
+:202F40001102013B4185008F32DB0156A400C492805227644185008F32DB0156A400C42BC6
+:202F60004185008F34DB0156A400C4921AEC4185008F34DB0156A400C42B4185008FF8D724
+:202F80000156A400C40A4185008FE2D70156A400C488408F30DB41850156A500C57ED36FF2
+:202FA0004185008F32DB0156A400C493A892A2FFCBFFA894A3FF008F01D8A985A61E035627
+:202FC00041030156A400408F32DBA6060156A40041850156A500C5920F90A92DC49262FFEA
+:202FE00044961CED4185008F32DB0156A400C492109CA988A618F0FF4185008F32DB0156F8
+:20300000A400C47EA06F013B008F32DB41850156A400C40A4492A0FF44964440F5EF016F2D
+:20302000013B008FE4D741850156A400408F32DB41850156A500C488008F80DAC5850156D5
+:20304000A400A692C4540D634185008F32DB0156A400408FC0D9C4850156A500BF56C50127
+:20306000BF564301008F32DB41850156A400C492185219644185008F32DB0156A400C492AA
+:20308000305211624185008F32DB0156A400408F45DBC492E89CA9850156A500C592095239
+:2030A000B35643054185008F32DB0156A400408F00D9807632DBC4850156A5004185015655
+:2030C000A600008F80D7C6850156A400C492C59EA98556FF435419644185008F32DB015615
+:2030E000A400C492105205ED1F765F03265C026F01D44185408F32DB0156A5008076C0D996
+:20310000C5850156A600C67C4185008F32DB0156A400408FC0D9C4850156A500C592C156AE
+:203120001B01BF564203026F420B42920E65013B008F32DB41850156A4004292C49441937B
+:20314000407642940052F1EC4292FD9C4396026F430A43920E63013B008F32DB4185015675
+:20316000A4004392C4944193407642940052F1EC4292439E019C4596013B008F32DB418524
+:203180000156A4004392C472422B459242545765013B008F32DB41850156A4004292C494CE
+:2031A00043964385008F80D70156A400408F00D943850156A500C492C5964385008F80DABF
+:2031C0000156A400C42B008FC0D943850156A400C49219EC4385008FC0D90156A400C40B05
+:2031E0004385008FC0D90156A400C4920CED4192789C435408EC4185008F34DB0156A400C4
+:20320000BF56C4014385008FC0D90156A400C49212ED4393A892A2FF008F36DBCBFFA8943D
+:20322000A3FFA9850156A40043930F91019AA82D66FFC498420A45924254AB624185008F01
+:2032400032DB0156A400455DC493009A008F00D940764BA4013B008FE0D741850156A40083
+:20326000408F30DB41850156A500C492C596008F32DB41850156A4004592C472422B429256
+:2032800008522363013B807636DB4285408F01D80156A600035641030156A50042850156E8
+:2032A000A500008F01D8C592C6CEA980035641030156A40042850156A400A792C45405ED50
+:2032C000420A42920852DF644292085221ED422B429208521763013B008F36DB4285408F6E
+:2032E00001D80156A400035641030156A50042850156A500C5925EFFC4C0420A42920852EC
+:20330000EB644185008FFAD70156A400C40A0002A61E009A4193B056A901005203ED010246
+:20332000A61EA606008F30DB0156A400C49219ED0002A61E009A4193B056A901005203ED06
+:203340000102A61EA606008F30DB0156A400BF56C401076F4185008F32DB0156A400C40AEA
+:20336000410A41920252E4FFDDFD4076B0A91F765F033FCC0200C0FF07EC1F765F033F180B
+:20338000FDFF4076D09F1F765F033FCC0400C1FF07EC1F765F033F18FBFF407629A11F76F6
+:2033A0005F033FCC0800C2FF07EC1F765F033F18F7FF4076BFA01F765F033FCC2000C4FFA6
+:2033C00007EC1F765F033F18DFFF4076D5881F767A03060605EC1F765E031118FBFF1F76FE
+:2033E0005E03009B119200D4C1FF1F766C030190B056A8010053B156A4013E92A4CE05EC24
+:203400001F765F033F1A04001F765E0311CC0400C1FF1F766C033E961F765F033FCC800067
+:20342000C6FF46EC1F765F033F187FFF412B419280520D63013B008FC0D941850156A40023
+:20344000BF56C401410A41928052F564412B419202521F63013B008F32DB41850156A4009B
+:2034600000BE408F30DBC47E41850156A500008FFAD7C57E41850156A400408FF8D7C47E6C
+:2034800041850156A500C57E410A41920252E364412B419208520C63013B008F36DB4185C4
+:2034A0000156A400C42B410A41920852F664412B41920252E3FFDFFC005205EC008F00D05E
+:2034C00048A8046F008F80D348A8488A4076D5984296A91BFFFF59EC00021F767A03101EA1
+:2034E0001F767A03121E1F76BF010F1A01002D6F488A4076B599496F488A4076B999456F53
+:20350000488A40766A9A416F488A4076159A3D6F488A40766E9A396F488A4076FC9A356F92
+:20352000488A4076499B316F488A4076059C2D6F488A4076019C296F488A407653A1256FED
+:20354000488A40766CA2216F4292375211623752F0EC335208623352D8EC0352EEEC065251
+:20356000F0EC136F3452DDEC3552CBEC0E6F3A5208623A52C2EC3852CCEC3952CEEC056FB8
+:203580003B52B7EC3C52D1EC410A419202529564EFFF71FC02FE421E428AC49282FE0600E2
+:2035A00004FE437C421E428A4392C49684FE0600BDB206FE42A8428A008DA001949271EC8D
+:2035C000428A942B428A0FD094924396013B4385008F00D70156A400C4920352096843856D
+:2035E000008F00D70156A400C41B90011069428AD492025205ED1F76BF01081A0400428AC2
+:20360000099A40760A92A928FFFF4D6F4392335207ED428A43920CD094964392446F4385E5
+:20362000008F00D70156A400C492FE9CA9804206008F00D7A70DA61E43850156A4000ED148
+:203640000ED0C492FF9CA9804206A70DA98A03569C08A68A94CA44964528FFFF428A408FD8
+:2036600000D743850156A5000EDCC592455DFE9CA90E40769AB14596445407ED428A439272
+:203680000CD0949643920F6F428AD492025205ED1F76BF01081A0400428A099A40760A921D
+:2036A000A928FFFF86FEBE8B0600BDB204FE439642A81F766C03BF560101428A4283008DFB
+:2036C0003203408DA10194929D96428A008DA20143929496000201195AFF443F008FA101C9
+:2036E000445D42060156A400020240769AB14496428A008DA301FF9094964492428A008D22
+:20370000A401A7FFFF909496428A008DA501942B428A008DA601942B408FA101428A4206A3
+:203720000156A500060240762A9284FEBE8B06000AFE461E44A846C5AC281F00013B44C4A8
+:20374000A7062256A70740FF0156A60048C2488AC49249960202421E4606C000ABB404EC8A
+:2037600049CCFF00046F4992A7FFFF908AFE060002FE42A882FE060004FE42A8428A13D019
+:203780009492FF90A90E441E428A12D09492FF90A988440637FFA6AF441E428A11D09492BD
+:2037A000FF90A988440637FFA6AF441E428A10D09492FF90A988440637FFA6AF441E428A7D
+:2037C00017D042839492FF90A90EE51E428A16D042C442839492FF90A980E50637FFA7AFFC
+:2037E000E61E428A15D0428342C49492FF90A980E50637FFA7AFE61E428A14D0428342C475
+:203800009492FF90A980E50637FFA7AFE61E428A02020156E400428A4406F41E428A0AD076
+:203820004406941E3A9A428A4076529984FE0600BDB204FE42A8428A42830AD0E4060219F8
+:20384000958A40769599428A42C4A95DE4060119968A407695990356A908A5944496428A9C
+:203860004283408D32030ED09C929596428A0FD0BF5694334328FFFF428A435D02020EDC00
+:2038800040769AB14396428A42830AD0E4060219958A435D4076B9B14396449243540BEDC1
+:2038A000428A339A40765299428A008D3C03BF569401116F428A008D3C03942B428AD49283
+:2038C000025205ED1F76BF01081A0400428A099A40760A9284FEBE8B060002FE42A882FE2B
+:2038E0000600BDB206FE42A81F766C03BF560101428A13D09492FF90A90E441E428A12D01F
+:203900009492FF90A988440637FFA6AF441E428A11D09492FF90A988440637FFA6AF441EC0
+:20392000428A10D09492FF90A988440637FFA6AF441E2FFF0040440F14692FFF0020440FDF
+:203940000A664318FF0FAD5C4492029B85DC4076D49C076F4318FF0F44064076C798459672
+:20396000428A4283008D3203408DA10194929D96428A008DA201BF569438428A4592008D1F
+:20398000A301FF9094964592428AA7FF008DA401FF909496428A008DA501942B428A008D7F
+:2039A000A601942B4628FFFF008FA1014206465D0156A400060240769AB14696428A469295
+:2039C000008DA701FF9094964692428A008DA801A7FFFF909496428A008DA901942B428A32
+:2039E000008DAA01942B408FA101428A42060156A5000A0240762A9286FEBE8B060006FEFA
+:203A000042A8428A13D09492FF90A90E441E428A12D09492FF90A988440637FFA6AF441E74
+:203A2000428A11D09492FF90A988440637FFA6AF441E428A10D09492FF90A988440637FFAA
+:203A4000A6AF441E452B428A15D045939492A8384596428A14D045939492A83845962FFF3E
+:203A60000004440F14692FFF0002440F0A664318FF00AD5C4492029B85DC4076899C076FF7
+:203A80004318FF00455C44064076CD98428A399A4076529986FE0600BDB208FE42A81F7608
+:203AA0006C03BF560101428A13D09492FF90A90E441E428A12D09492FF90A988440637FFEF
+:203AC000A6AF441E428A11D09492FF90A988440637FFA6AF441E428A10D09492FF90A988D3
+:203AE000440637FFA6AF441E428A17D09492FF90A90E461E428A16D09492FF90A988460628
+:203B000037FFA6AF461E428A15D09492FF90A988460637FFA6AF461E428A14D09492FF907F
+:203B2000A988460637FFA6AF461E428A4283008D3203408DA10194929D96428A008DA20102
+:203B4000BF569434008FFFFF48A8008FA101485D42060156A400020240769AB1A90E481ED0
+:203B6000485D448A46064076B9B1A90E481E408FA1014206428A0156A500010240762A9253
+:203B8000428A008DA101BF569434408FA101428A42060156A500010240762A92428AC48A3D
+:203BA000E4CC4000C5FFFBEC428A4606448340769392428AC48AE4CC4000C5FFFBEC428A2F
+:203BC0004892008DA101FF9094964892428AA7FF008DA201FF909496428A008DA301942B32
+:203BE000428A008DA401942B408FA1014206428A0156A500060240762A9288FEBE8B060038
+:203C000002FE42A882FE060002FE42A882FE06000AFE42A8428A13D09492FF90A90E441E55
+:203C2000428A12D09492FF90A988440637FFA6AF441E428A11D09492FF90A988440637FFA6
+:203C4000A6AF441E428A10D09492FF90A988440637FFA6AF441E428A17D09492FF90A90EC5
+:203C6000461E428A16D09492FF90A988460637FFA6AF461E428A15D09492FF90A98846062A
+:203C800037FFA6AF461E428A14D09492FF90A988460637FFA6AF461E428A1BD09492FF90F8
+:203CA000A90E481E428A1AD09492FF90A988480637FFA6AF481E428A19D09492FF90A98871
+:203CC000480637FFA6AF481E428A18D09492FF90A988480637FFA6AF481E428A1CD09492EE
+:203CE000FF9049960F6F4406468A48C4A6934076899C0D6F4406468A48C4A6934076D49C9D
+:203D0000066F0452F1EC0552F6EC056F428A3C9A407652998AFE060006FE459744A84196DA
+:203D20001F766C030002141E1F76300014282040008F64D74076A39D0052FBEC4593459242
+:203D4000D0FF0190A89445962DEC4192209B1F90A99F4697459246542A5646081F765D033D
+:203D60004406301E1F765D03460E321E1F765D0303564101A90E341E008F64D7408F70D799
+:203D80004076AE9D008F64D74076A39D0052FBEC460E015644004692417246924574459247
+:203DA000D5ED1F7630001428104086FE060006FE459744A841961F766C030002141E1F76F6
+:203DC000300014282040008F64D74076A39D0052FBEC45934592D0FF0190A89445962DECDF
+:203DE0004192209B1F90A99F4697459246542A5646081F765D034406361E1F765D03460E46
+:203E0000381E1F765D0303564101A90E3A1E008F64D7408F76D74076B99D008F64D740763B
+:203E2000A39D0052FBEC460E0156440046924172469245744592D5ED1F7630001428104014
+:203E400086FE060002FE1F765D0328C5008F64D7673E22761F763400008FC49D1CA81A76E2
+:203E600069FF40762DB21F7674030F8F404242A83406C0009CB4A9BD120F0077007702E886
+:203E80004116008F12DB89E6000040767EB22376002082FE060002FE42A822761F76BE01E5
+:203EA00008CCFCFF01501F76BE0108961F76BE0108CCF3FF04501F76BE0108961F76BE013C
+:203EC00008CCCFFF10501F76BE0108961F76BE0108183FFF1F76BE010B1A08001F76BF0166
+:203EE0000118F7FF1A761F76C101BF5600071F76C101BF56011F1F76C101022B1F76C10149
+:203F0000BF56040C1F76C1010A2800801F76C1010B2B1F76C1010C2B1F76C101BF560F10CD
+:203F2000428AD42B428A0002C41E1F76C101001A800082FE69FF06001F76BF01011A0800AF
+:203F400006001F76BF010118F7FF060002FE42A8428AD492039003EC009A026F019A82FE2D
+:203F6000060004FE44A042A8428A4406C41E428AD41A010084FE060004FE44A042A8428A94
+:203F80004406C41E428AD41A020084FE06001B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E221
+:203FA000BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000669FF4229165622760102C0
+:203FC0001F766C03015614001F765D032AC5008F64D769FF673E1A76AFE2BE03AFE2BE0284
+:203FE000AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF1776027602FE37
+:2040000042A8EFFFBE01428AD4400CEF1F765D03BF563D01428AD41A0400428A0AD094C529
+:20402000673E428AD441CC56BE011F765D03BF563D0D428AD41A0800428A0AD094C5673E5F
+:20404000EFFFB1011F76C101BF5600871F76C101082800061F76C101021A20001F765D03B8
+:20406000BF563D02EFFF9F011F76C10102CC4000C5FFC15698011F76C10107921F765D03A0
+:204080003F96428A08D094C5673E1F765D03BF563D03EFFF8801428A0AD094C5673E1F76AF
+:2040A000C101BF5600871F76C101082800021F76C101021A20001F765D03BF563D04EFFF4D
+:2040C00072011F76C10102CC4000C5FFC1566B011F76C10107921F765D033F961F765D0312
+:2040E000BF563D05EFFF5F011F76C101BF56008F428AC48A1F76C101E49208961F76C10144
+:20410000021A20001F765D03BF563D06EFFF4B011F76C10102CC4000C5FFC15644011F76C2
+:20412000C10107921F765D033F961F765D03BF563D07EFFF38011F76C101BF56008F428A1E
+:20414000C48A1F765D033E58C48A1F76C101949208961F765D033E0A1F76C101021A20004D
+:204160001F765D03BF563D08EFFF1D011F76C10102CC4000C5FFC15616011F76C10107929D
+:204180001F765D033F96428AC48A1F765D033E0ED40F0BED428A08D094C5673E1F765D0388
+:2041A000BF563D09EFFFFF001F765D03BF563D07EFFFF900428A0AD094C5673E1F76C10187
+:2041C000BF5600871F76C101082800051F76C101021A20001F765D03BF563D0AEFFFE30002
+:2041E0001F76C10102CC4000C5FFC156DC001F76C10107921F765D033F961F765D03BF56DF
+:204200003D0BEFFFD0001F76C101082B1F76C101021A20001F765D03BF563D0CEFFFC30077
+:204220001F76C10102CC4000C5FFC156BC00428A08D094C5673E1F76C10107401F765D034D
+:20424000BD563D09CD56AF00428AD418FBFF428AD418FEFF1F765D033D2B1F765D033E2B11
+:20426000EFFFA1001F76C101BF5600871F76C101082800031F76C101021A20001F765D03AA
+:20428000BF563D0EEFFF8F001F76C10102CC4000C5FFC15688001F76C10107921F765D0394
+:2042A0003F961F765D03BF563D0F7C6F1F76C101BF56008F428AC48A1F76C101E492089668
+:2042C0001F76C101021A20001F765D03BF563D10696F1F76C10102CC4000C5FF63EC1F760F
+:2042E000C10107921F765D033F961F765D03BF563D11586F1F76C101BF56008F1F76C10128
+:20430000082B1F76C101021A20001F765D03BF563D12486F1F76C10102CC4000C5FF42EC70
+:20432000428AC48A1F765D033E58C48A1F76C101079294961F765D033E0A1F765D03BF5629
+:204340003D13306F428AC48A1F765D033E0ED40F12ED428A08D094C5673E1F765D033D2B32
+:204360001F765D033E2B428AD418F7FF428AD418FDFF186F1F765D03BF563D11136F1F7687
+:204380005D033D9213520E660356A901C07668C1A988A706A60DA71EA92401DFA824A71E1F
+:2043A000207682FE0600BDB210FE408F00C1AD5C0E028FDC40760DB5412B41928052096757
+:2043C0004158008F80D7942B410A41928052F9681F765F033E2855021F765F03BF563D034E
+:2043E0001F765D03079204521EED1F765F03BF5620021F765F03BF5621641F765F03BF5603
+:2044000022011F765F03BF5623011F765F032428F4011F765F032528E8031F765F03BF56D6
+:2044200026051D6F1F765F03BF5620141F765F03BF5621641F765F03BF5622641F765F036B
+:20444000BF5623011F765F032428F4011F765F032528E8031F765F03BF5626011F765D0394
+:20446000069201521F765E03B15620091F765E03B15621191F765D030792045219ED412B9E
+:204480004192075215671F765D03AD5C0692FF9C8FDC4158A92D07350156A4004159408FC9
+:2044A000E8D794929D96410A41920752ED681F765D03079205521F765F03B156280A0252AF
+:2044C0001F765F03B1562808015228ED1F765F0330286C071F765F0331286C071F765F03CA
+:2044E0003228C4091F765F033328C409412B4192185214674158008F45DB949209520AED92
+:20450000008FB0D7BF5694464158008FC8D7BF56943C410A41921852EE681F765D0307927E
+:2045200002522EED1F765F033028BC021F765F033128C409412B419206520F674158008FAD
+:20454000B0D7BF5694AA4158008FC8D7BF569496410A41920652F368BF5641064192085221
+:204560000F674158008FB0D7BF5694734158008FC8D7BF569469410A41920852F36890FEC0
+:20458000BE8B0600BDB202FE412B4192805213674158009A008F80DA94964158408F00D94B
+:2045A00095964158008FC0D9BF569401410A41928052EF68A9287E3F008F40D8A828020116
+:2045C0004076D49C809A008F40D84076ECB142961F7663030092425425ED421BFFFF22EC2B
+:2045E0001F7662033E921F765D0306541BED412B419280520D6741584159008F40D8408F6C
+:2046000080D794929D96410A41928052F5684076D5881F765F03BF563D031F765F033F2BDD
+:20462000196F4076D09F4076D5881F765D0306921F765F033E96407629A11F765D030B9250
+:2046400009EC1F765F033F1A10001F766D033C28FFFF82FEBE8B060002FE422B412B419223
+:20466000805211674158008F80D7408F40D89492955405EC94929596BF564201410A4192C3
+:204680008052F168429211EC008F40D8809A4076ECB11F7663030096A9287E3F008F40D844
+:2046A000A82802014076899C82FE0600BDB208FE42A8428A11D0949244964283428A12D146
+:2046C00013D003569D0894CA4596428A1F767403008DA1013B929496428A008DA201BF56B1
+:2046E0009403428A008DA301035645019496428A10D094924696472B45924754E9FF97004C
+:2047000046926AEC47924494E89C10523D6747924494008F40DEE89CA90E30FF0156A4006D
+:20472000AFE2C4008CE6000000770077A6BF120F008DA101A692A7FFFF90A98803564701D0
+:20474000039CA9804206A70DA98A947E47924494008F40DEE89CA90E30FF0156A400AFE2FC
+:20476000C4008CE6000000770077A6BF120FA692FF90A98803564701049CA9804206A70D31
+:20478000A98A947E4E6F47924494008F80D7F09CA95894CC00FFC7FFA98803564701008D6F
+:2047A000A101039CA9804206A70DA98A947E4792008F80D74494F09CA9589492FF90A98844
+:2047C000008DA10103564701049CA9804206A70DA98A947E266F4792008F80D74494A958D2
+:2047E00094CC00FFC7FFA98803564701008DA101039CA9804206A70DA98A947E4792008F22
+:2048000080D74494A9589492FF90A988008DA10103564701049CA9804206A70DA98A947EA8
+:20482000470A45924754E6FF6DFF4328FFFF008FA1014206435D0156A40003564501039CA9
+:20484000A90E40769AB14396008DA10103564501039CA9884206A60DA98A4392FF9094966D
+:2048600003564501049CA9884206A60DA98A4392A7FFFF90949603564501059CA9884206AD
+:20488000A60DA98A942B03564501069CA9884206A60DA98A942B03564501079CA988420659
+:2048A000A60DA98A942B03564501089CA9884206A60DA98A942B428A008D9E01BF56940150
+:2048C000408FA1014206428A0156A50003564501089CA90E40762A9288FEBE8B0600BDB2A7
+:2048E00006FE42A8452B459208521167458842060ED0A60DA98A42069480408DA101A60D5A
+:20490000A98A9C7F450A45920852F168428A11D0949243964283428A12D113D003569D086F
+:2049200094CA449643584492008F80D79496428A008D9E01BF569401408FA1014206428A97
+:204940000156A5000A0240762A9286FEBE8B060006FE42A81F765E03209253EC428A008DDC
+:20496000A101BF5694AA428A008DA201BF569455BF5644FF452B1B6F459345920191C0FFF6
+:20498000008FA2D792FFA958A82D949264FFFF9043964592029C008DA101A9884206A60DE7
+:2049A000A98A4392949643924472450A1F765E0303562001FF9C4554E0661F765E030356B2
+:2049C0002001013B428A019C008DA101A9850156A40044925EFFFF909496428A008D9E01D5
+:2049E000BF569401408FA1011F765E034206428A0156A50003562001029CA98540762A92DE
+:204A000086FE06001F76BF010F1A008006003CFE42974196227600521DED008F006078A81B
+:204A2000008F00617AA8008FC0607CA81F76BE0109CCFFCFA91A00101F76BE0109961F763F
+:204A4000BE0109CCFF3F1F76BE01A91A004009961C6F008F006278A8008F00637AA8008F4F
+:204A6000C0627CA81F76BE0107CCFFFCA91A00021F76BE0107961F76BE0107CCFFF31F766A
+:204A8000BE01A91A00080796788A08022AD0941E788A2CD0941E7A8AD41E7A8A0AD0941E01
+:204AA0007A8A12D0941E788A0002C41E788AD418FEFF7A8AC41E7A8ACC1A00807A8A1F76A4
+:204AC0005D0301DCC4CC03E0A98803560802A9080004A9CCFF0781FFA6CAC496788AD41A28
+:204AE00002007A8A08D00002941E7A8A09DCC41A00807A8A09DCC41A00407A8A1F765D03DD
+:204B000009DCC4CC03E0A98803560802A9CCFF0781FFA6CAC4961F7681010F8FFFFF02A887
+:204B2000788AD41A04007A8A10D00002941E7A8A11DCC41A00807A8A11DCC41A00407A8A87
+:204B400011DCC4CC03E0A91AF001C4961F7681010F8FFFFF04A8788A0702C41E788A000297
+:204B600008D00119941E788A00020CD00119941E788A00021ED00119941E788A000222D031
+:204B80000119941E788A000218D00119941E0002621E621A0080621A0040621A0020621A3F
+:204BA0000002621A8000621A0010788A14D06206941E18D0788A94CC1000C3FFFCEC788A65
+:204BC00016D09406601E60CCFFFCA91A000160965FCC00FF17505F9660CC87FF3050609648
+:204BE00060CCF8FF01506096788A6006941E6218FFEF788A14D06206941E18D0788A94CC7F
+:204C00001000C3FFFCED7C83088F7064C5A87C83D5A8788A010230D0941E788A32D00002C9
+:204C2000941E788A2ED0941E561E788A24D00602941E788A26D00002941E561A0100551A60
+:204C40000200561A0200561A0400788A20D05606941E1F763700008F26A508A81F763300CE
+:204C6000321A10001F763700008F91A50AA81F763300321A2000237600011A761F7674032B
+:204C800000021A1E1F767403181E1F767403242B1F7674031C1EBCFE69FF06000EFE467D00
+:204CA000459744A84196008F00604CA8008F00614EA81F76740325920FEC4C8A08D0940686
+:204CC0000190009B58FF08ED4C8A0AD094060190009B58FF5EEC4C8A010208D0941E4C8A0C
+:204CE0000AD0941E4592448A013B019CA9850156A4004483C4855AFF45850156A500AA1890
+:204D00000000C5853FFFABCAAACB4A1E448A4592039CA9850156A400C4855AFF448A459205
+:204D2000029CA9850156A400AA180000C4853FFFABCAAACB481E4E8A4806F41E4E8A4A06B3
+:204D4000E41E22764C8AC418FEFF4E8A4592C4964E8A03564601A985D41E4C8AC41A0100B4
+:204D60004C8A2ED00002941E1A764C8A0102E41E1F767403BF5625011F765D030792055214
+:204D800004ED4076FFA2056F1F76BF010E1A01008EFE06000CFE42A8428AF406461E428A5D
+:204DA000E406481E428AC4927F904396428A0129D40640FF44964392045207680752056652
+:204DC00000021F767A03101E43920A5207680D52056600021F767A03121E48064C974892D8
+:204DE0004B9646064A9746924996449209EC43928052066743584C92008F80D79496430A39
+:204E000044920152096943928052066743584B92008F80D79496430A44920252096943929D
+:204E20008052066743584A92008F80D79496430A4492035209694392805206674358499238
+:204E4000008F80D794961F76BF010F1A01008CFE06001B76F0FF0500BDA8BDA0BDC2BDC3ED
+:204E6000BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000604FE69FF4229AC
+:204E800016560102421E1F7633003292449623760001267600011F76330032921F76330052
+:204EA000322B1F7633002128FFFF10291F7680011E921F904396432D42063B56421E1F76C1
+:204EC000800142060C1E013B008F006169FF035643030156A4004076C7A41F763300219215
+:204EE000A9CDFFFE1F763300C7FF01900150019087FFA8CA2196103B1F76330044923296DE
+:204F000084FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8ADA
+:204F20000300F1FF177602761B76F0FF00E2BD0030E6000602FE422916561F7633003292DB
+:204F4000419623760001267600011F76330032921F763300322B1F7633002128FFFF10294A
+:204F600001021F768001061E1F767403240A1F7633002192A9CDFFFEC7FF1F7633000190AD
+:204F80000150019087FFA8CA2196103B1F7633004192329682FE80E2BE00F1FF177602763D
+:204FA0000AFE2276008FF1A61F7635000AA81A7669FF40767EB51F763300221A2000237611
+:204FC00001001F765D030792025209ED1F76C4010218F0FF1F76C4010318F0FF015219EDD8
+:204FE0001F76C40102CCF0FF01501F76C40102961F76C40103CCF0FF05501F76C4010396F7
+:205000001F76C40103CC0FFF1F76C401405003961F76C4011CCCFF3FA91A00401F76C401F9
+:205020001C961F76C401011A00011F76C401011A00081F76C401191A10001F76C401001ABA
+:2050400010001F76C401001A000F1F76C4010018BFFF1F76C401011A00401F763300BF56FB
+:2050600021011F76A001191A00081F76A00119CCFFF8A91A00041F76A00119961F76A001A9
+:205080001ACCFFFCA91A00011F76A0011A961F76A001BF5609801F76A00100CC7FFCA91A71
+:2050A00000011F76A00100961F76A00100CCFFE3A91A00081F76A00100961F76A001013B36
+:2050C000019A00CD001CD9FFA82D66FFA985441E1F76A00100CC8003C6FF0AEC1F76A00134
+:2050E00000CC8003C6FF80FFA985461E036F0102461E44871F76740344564600421E340661
+:20510000C0009CB4008FA60E42A8C0009CB4481E1F76A001489205961F76A0010018FCFFE8
+:205120001F765D030A921CEC02E8D01B1F767A0303E200001F767A03BF56020F1F767A03C0
+:20514000BF5603041F767A03BF5604091F767A03BF560528008F8A661F767A0308A81F76D5
+:205160005D0309921CEC02E8800B1F767A0303E200001F767A03BF5602FA1F767A03BF5676
+:2051800003191F767A03BF5604961F767A03BF5605C8008FF22B1F767A0308A81F767A03BE
+:2051A00008061F767A03061E492B499212521B63013B008F64DE00BE49850156A400A685BB
+:2051C000A9BD120F0077408F40DEC47E0356490189E600000156A50003E2C500490A4992BC
+:2051E0001252E7648AFE06001B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0083
+:2052000003E2BD0103E2BD0203E2BD0330E600060AFE69FF42291656412B1F763300229257
+:20522000499623760100267601011F7633002218FA001F7633002128FFFF10291F767A0301
+:20524000060606EC01021F767A03415606001F767A0308061F767A030A19060FE4FF13013D
+:205260001F766D033C920EECFF9C1F766D033C9609ED1F765F033F18EFFF1F765F033F1A6D
+:2052800004001F767A0303921F767A030A541BED1F767A030B9241961F765D0309920FECDA
+:2052A0001F766D0300921F767A030B54B156410D1F767A03019C0B54B156410C419269FFF4
+:2052C00040766FA91F767A0304921F767A030A54E7FF8300472B1F765D030B9247547C65FF
+:2052E0001F767A030B2D1F765D030B1247944896013B008F087147850156A400C492C3FF76
+:20530000A90EA9BD120F00770077007700778BE60000007703E2440069FF482D008FC0DB5B
+:2053200012350156A40040760BB403E24600013B008F40DE035648010156A400AFE2440030
+:20534000AFE2C40120E7080000778CE600001F767A0300D4A9BF120FA98556FF05541F761F
+:205360007A03B856A4010C7C1F767A030C9207EC4785008F8DDE0156A400C40A4885408FA7
+:2053800064DE0156A50000D41F767A03009AC593B056A9010052B156A4010C92A4CA16EC3B
+:2053A0001F767A0306060AEC03564801008F40DE0156A4004406C41E096F03564801008FBA
+:2053C00040DE0156A4004606C41E470A1F765D030B92475486621F767A030A0A1F767A03E8
+:2053E0000A921F767A0302544D681F767A030A2B69FF407657A9472B1F765D030B924754F0
+:2054000024651F767A030B2D1F765D030B12479448964076718C013B008F8DDE47850156E2
+:20542000A400408F64DE48850156A500C492C596008F8DDE47850156A400C42B470A1F76A7
+:205440005D030B924754DE621F767A03013B0B92008F76DE019CA9850156A4001F767A03CE
+:205460000B96C49204EC1F767A030B0A1F766D0300921F767A03029C0B5404621F767A0300
+:205480000B2B1F76C401011A00401F76C401191A10001F763300BF562101103B1F76330072
+:2054A000499222968AFEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC425
+:2054C000BE83BE8A0300F1FF1776027622761F76BE011618FCFF1F76BE011818FCFF1F7622
+:2054E000BE011A1A01001F76BE011B1A01001A7669FF060022761F76BE01061800001F7691
+:20550000BE01071800FF1F76BE0108183F001F76BE01091800FF1F76BE011618C0FC0F8FAB
+:2055200000F0ABA81F76BE01AB93AA9218C11F76BE0119C01F76BE010B18EFFF1F76BE019B
+:205540000B18DFFF1F76BE010B18BFFF1F76BE011B18F7FF1A76009B1F76BF0100D409CC6F
+:205560000800C2FF1F765D03B056A8010053B156A401087C1F76BF01009B00D401921F764F
+:205580005D03C5FF0190B056A8010053B156A4010356A40108721F76BF01009B00D401CC9F
+:2055A0001000C3FF1F765D03B056A8010053B156A4010356A40208721F76BF01009B00D439
+:2055C00001CC2000C4FF1F765D03B056A8010053B156A4010356A40308721F765D0308926F
+:2055E0001F765D03019C0696055207EC065205EC075203EC085205ED1F765D03BF56070144
+:20560000015203EC025205ED1F765D03BF56070403521F765D03B15607021F765D03079205
+:2056200001521F765D03B1560B021F765D03B156090102521F765D03B1560B011F765D03B7
+:20564000B1560A012276276FAA28080BAB2B1F76BE010AA9AA2813BCAB2805001F76BE017B
+:205660001AA91F6F088F45011F76BE010AA81F76BE01018F05001AA8146F088F8A0B1F7607
+:20568000BE010AA8AA2801F8AB2805001F76BE011AA9076F0152D9EC0252F0EC0452E3ECFC
+:2056A0001A76009A1F765E0310961F765E03119669FF06001F765D030792025206ED008FB5
+:2056C000880A1F76BF0104A801520CEDAA28000BAB2B1F76BF0102A9128F00001F76BF0142
+:2056E0000AA8060006FE41960002441E461E1F765D030792025215ED414003EE441A000893
+:20570000414103EE441A0002414203EE441A8000414303EE441A080044061F76BF01021ECA
+:205720001F765D03079201521DED414003EE431A0008414103EE431A0001414203EE431A05
+:205740000002414303EE451A0200414403EE451A100044061F76BF01041E1F76BF0146062A
+:205760000C1E86FE060002FE412B1F765D030792025214ED1F76BF0109CC0400C1FF02ED49
+:20578000410A1F76BF0109CC0200C0FF03ED4108020041921F765E0311961F765D0307929A
+:2057A000015215ED1F76BF0109CC2000C4FF02ED410A1F76BF0109CC0400C1FF03ED410826
+:2057C0000200035641011F765E0311961F765D030792045245ED1F76BF0101CC0008CAFF86
+:2057E00002ED410A1F76BF0101CC0001C7FF03ED410802001F76BF0109CC2000C4FF03ED4E
+:20580000410804001F76BF0109CC0400C1FF03ED410808001F76BF0101CC0004C9FF03ED2E
+:20582000410810001F76BF0101CC8000C6FF03ED410820001F76BF0109CC1000C3FF03ED63
+:20584000410840001F76BF0109CC0200C0FF03ED4108800041921F765E03019011961F7685
+:20586000BF01009B099200D4C2FF0190B056A8010053B156A4010356A40841721F76BF0151
+:20588000009B00D401CC4000C5FFB056A8010053B156A4010356A40941721F76BF01009B71
+:2058A00000D401CC1000C3FFB056A8010053B156A4010356A40A41721F76BF01009B00D449
+:2058C00001CC2000C4FFB056A8010053B156A4010356A40B41721F765E034192109682FEC0
+:2058E00006001F76BF01061A010006001B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD00D9
+:2059000003E2BD0003E2BD0103E2BD0203E2BD0330E600060AFE69FF42291656432BBF5613
+:205920004601BF564701227601021F766C0301560C002376391110291A761F765F033FCC13
+:205940000080CEFF04ED69FF40765AAC69FF40766EAA1F766D033A0A1F766D033A92A90EDE
+:20596000A9BD120F00770077007700778BE60000007712E8000D14AD08641F766D033A2B3E
+:205980001F766D03BF563B011F767A0301021007A9BD160F007702E8E0340AE800001F76FE
+:2059A0007A038BE60A0003E2100194E6020014AD0765008F204E1F767A0310A8462B1F7683
+:2059C0007A0301021207A9BD160F007702E8E0340AE800001F767A038BE60A0003E21201B7
+:2059E00094E6020014AD0765008F204E1F767A0312A8472B1F765E03472D013B0A33AB92A3
+:205A00001F765E03462DA98556FFA9270412A98556FFAB93A95505631F765E030412056F0D
+:205A20001F765E03472D0A121F765E030096472D1F765E030B33AB921F765E03462DA985D8
+:205A400056FFA9270512A98556FFAB93A95505631F765E030512056F1F765E03472D0B12DB
+:205A60001F765E030196462D1F765E0306331F765E03472D0C121F765E03ABCA02961F76D7
+:205A80005E03462D07331F765E03472D0D121F765E03ABCA03961F767A03150A1F767A0328
+:205AA00015920A5204681F767A03152B442B449207521463013B008FE8D744850156A400C2
+:205AC0001F767A03C49215540569019A442D66FF4372440A44920752EE641F767A03140A62
+:205AE0001F767A031492025204691F767A03142B1F765F033F931F765E0301911192019057
+:205B0000A8CA45961F767A0300D4009A1C93B056A9010052B156A4014592A4CE0DEC1F7684
+:205B20007A031628F40100021F767A03181E1F767A03BF561A0A45921F767A031C9673EC26
+:205B40001F767A031692019CA988A6BD120F0077007700771F767A038BE60000169612E8AB
+:205B6000D01F14AD34641F767A03162B1F767A031A0A1F767A031A920A5204641F767A03C0
+:205B80001A2B1F767A03AC28E8031A331F767A031A2D64354A1E1F767A034A92AB944A963B
+:205BA0000A354A941A941F767A031B961F767A03180606EC00021F767A03181E086FAA28A2
+:205BC000FFFFAB28FFFF1F767A0318A91F767A03149208ED1F767A0300D404D51B85407661
+:205BE00043B01F767A031492015209ED013B1F767A0301D404D51B85407643B01F767A035A
+:205C000000D502D41806407643B01F767A031492025237ED1F767A0300D503D41806407650
+:205C200043B02F6F1F767A03149208ED1F765E0300D400D50085407643B01F767A031492A1
+:205C4000015209ED013B1F765E0300D501D40185407643B043921F765E0300D502D402CEAA
+:205C6000A90E407643B01F767A031492025209ED013B1F765E0300D503D40385407643B0B3
+:205C80008AFEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A47
+:205CA0000300F1FF17760276407673AC049A029B40767BAC407613AD06001F76C00121927A
+:205CC0000F90045213ED1F76C00111CC8001C6FF02520CED22761F76C001BF5625551F76F7
+:205CE000C001BF5625AA1A76016F060022761F76C001BF5629681A7669FF060006FE449788
+:205D000043961F76C00111CC0800C2FF02EC25761F76C00111CC8001C6FF07EC22761F768C
+:205D2000C00111187FFE1A7622761F76C001111A400043921F76C0010F9021CDF0FF1F76D7
+:205D4000C001A8CA21961A764392B156A901A90E461E69FFA828C901A92880C3AC1E4456AE
+:205D60004600461E407673AC1F76C001119201900152FBED22761F76C0011118BFFF1A767A
+:205D80004492015203EC02520DED22761F76C001039011CD7FFE1F76C00186FFA8CA1196CD
+:205DA0001A7644920BED46C4013BAC281E00A60640FF2256A60741FF461E449201520BED78
+:205DC00046C4013BAC281E00A60640FF2256A60741FF461E449202520AED46C4AC281F00B9
+:205DE000013BA6062256A60740FF461E439218ED4492035215ED22761F76C00111CC7FFEA4
+:205E00001F76C001A91A0001119669FF20FFDA054076A7B51F76C001111A80011A7646066B
+:205E20001F767403341E86FE69FF060004FE22761F76C001BF561A011F76C0011B2B1F76C1
+:205E4000C0011A9206EC1F76C00103561A01026F019AA90E441E1F76740369FF4406421ED6
+:205E60003406C0009CB4441E1F7674034406381E1F76C0011B9206EC1F76C00103561B010A
+:205E8000026F019AA90E441E1F7674034406421E3406C0009CB4441E1F7674034406361ED1
+:205EA0001F762C0035CCF8FF01501F762C0035961F762C00341A04001F762C003418F7FF36
+:205EC0001F76C0011C1A0800787680001F76C0011C1A10001F76C0011C1A00041F76C0013E
+:205EE0001C1A00081F76C0011C1A20001F76C0011C1A00011F76C0011C1A00101F76C00139
+:205F00001C1A00201F76C0011C1A00401F76C0011C1A00801F76C0011C18FBFF1F76C00179
+:205F20001D1A01001F76C0011D1A02001F76C0011D1A04001F76C0011D1A08001F76C0011E
+:205F40001D1A10001F76C0011D1A20001F76C0011C1A04001F76C0011D1A00041F76C001D6
+:205F60001D1A00081F76C0011D1A00101F76C0011D1A00201F76C0011D1A00011F76C001B4
+:205F80001D1A00021F76C0011D1A00401F76C0011D1A00801F76C001201A00011F76C00107
+:205FA000201A00021F76C001201A00041F76C001201A00081F76C001201A00101F76C00183
+:205FC000201A00201A7684FE69FF060002FE22761F762B002028FFFF1F762B002128FFFF42
+:205FE0001F762B002228FFFF1F762B002328FFFF1F762B002428FFFF1F762B002528FFFF7B
+:206000001F762B002628FFFF1F762B002728FFFF1A761F76FFCF389241961F76FFCF3992A5
+:2060200041961F76FFCF3A9241961F76FFCF3B9241961F76FFCF3C9241961F76FFCF3D9242
+:2060400041961F76FFCF3E9241961F76FFCF3F9241961F762B002F4003EE019A026F009A8E
+:2060600082FE69FF060022761F762C0035CCF8FF01501F762C0035961F762C003418FCFFFC
+:206080001F762C003418F7FF1F762C00341A04001F762C00201A60001F762C00201A1C0078
+:2060A0001F762C00201A03001F762C00201A00301F762C00201A000E1F762C00201A800132
+:2060C0001F762C00211A40001F762C00201A00401F762C00201A00801F762C00211A0300CF
+:2060E0001F762C002C1A60001F762C002C1A1C001F762C002C1A03001F762C002C1A0030D5
+:206100001F762C002C1A000E1F762C002C1A80011F762C002D1A40001F762C002C1A004053
+:206120001F762C002C1A00801F762C002D1A03001F762C002E1A60001F762C002E1A1C003F
+:206140001F762C002E1A03001F762C002E1A00301F762C002E1A000E1F762C002E1A800159
+:206160001F762C002F1A40001F762C002E1A00401F762C002E1A00801F762C002F1A0300F6
+:206180001F762C00381A07001F762C00381A38001A7669FF407652AF07F6007769FF060009
+:2061A00022761F76BE01181A03001F76BE01181A0C001F76BE01181A30001F76BE01181AF0
+:2061C000C0001F76BE01181A00031F76BE01181A000C1F76BE01181A00301F76BE01181AA8
+:2061E00000C01F76BE01191A03001F76BE01191A0C001F76BE01191A30001F76BE01191A84
+:20620000C0001F76BE01191A00031F76BE01191A000C1F76BE01191A00301F76BE01191A63
+:2062200000C01F76BE01141A03001F76BE01141A0C001F76BE01141A30001F76BE01141A57
+:20624000C0001F76BE01141A00031F76BE01141A000C1F76BE01141A00301F76BE01141A37
+:2062600000C01F76BE01151A03001F76BE01151A0C001F76BE01151A30001F76BE01151A13
+:20628000C0001F76BE01151A00031F76BE01151A000C1F76BE01151A00301F76BE01151AF3
+:2062A00000C069FF407652AF060022761F76BE01261A03001F76BE01261A0C001F76BE01D6
+:2062C000261A30001F76BE01261AC0001F76BE01261A00031F76BE01261A000C1F76BE016F
+:2062E000261A00301F76BE01261A00C01F76BE01271A03001F76BE01271A0C001F76BE014D
+:20630000271A30001F76BE01271AC0001F76BE01271A00031F76BE01271A000C1F76BE012A
+:20632000271A00301F76BE01271A00C01F76BE01171A03001F76BE01171A0C001F76BE012A
+:20634000171A30001F76BE01171AC0001F76BE01171A00031F76BE01171A000C1F76BE012A
+:20636000171A00301F76BE01171A00C01F76BE01281A03001F76BE01281A0C001F76BE01E8
+:20638000281A30001F76BE01281AC0001F76BE01281A00031F76BE01281A000C1F76BE01A6
+:2063A000281A00301F76BE01281A00C01F76BE01161A00C01F76BE01091A00C01F76BE0146
+:2063C000091A00301F76BE01091A000C1F76BE01161A30001F76BE01161AC0001F76BE019B
+:2063E000161A00301F76BE01161A00031F76BE01161A000C1F76BE01091A00031A7669FFB4
+:20640000060002FE4196005206EC1F76BF01021A4000056F1F76BF01041A400082FE0600FD
+:2064200002FE4196005206EC1F76BF01021A0001056F1F76BF01041A000182FE0600009AC7
+:206440004076FEAF01024076A7B5019A40760DB001024076A7B5009A40760DB001024076DB
+:20646000A7B5060002FE419640760DB0019A4076FEAF01024076A7B5009A40760DB040769A
+:20648000FEAF01024076A7B582FE060022FE477D461E437C5C2B5D2B5E2B602B4392015262
+:2064A000056546064A1EEFFF0D014606B4565C01460656FF4C1E479205640452B456600101
+:2064C0000264472B4C064E1E572B479257540B650A02421E4E06C0009CB44E1E570A47923A
+:2064E0005754F7624E06461E46060A655E0A0A02421E4606C0009CB4461E4606F8624C0699
+:20650000461E5C925E945F96B1565F0147925F72572B096F470B0A02421E4606C0009CB41D
+:20652000461E570A5F92FC9C5754F56247920263472B019A472D66FF5D96015202ED5D2B2A
+:20654000008FE80342A84606C0009CB4501E42A84606C000ABB464BE42C2C0009CB4521E12
+:206560006402421E4606C000ABB40ABE42C2C0009CB4541E0A02421E4606C000ABB4561E51
+:20658000540656075207500704ED5D2B472B5C2B60921DECBF56570357921965013BAD5C0C
+:2065A0000356570196DC0156A400C40610ED479257540DECAD5C0356570196DC0156A40052
+:2065C0000F02C41E016F570B5792E9625C9220ECBF565701579204521B63013BAD5C035600
+:2065E000570196DC0156A4000F02C40F04EC579203520AEDAD5C0356570196DC0156A400A6
+:206600000A02C41E056F570A57920452E764572B579204522863013BAD5C0356570196DC79
+:206620000156A400408F1ADBA9A0C407AD5CA98396DCC585A61E035657010156A400C4C2A0
+:20664000572D5D9264FF01900AECAD5C0356570196DC0156A40080020156C400570A5792CF
+:206660000452DA64540637FF5AFF5606AB1800FF621EAA2B6292FF906296612B6292ABCABA
+:2066800062966192AC281800AACA619652063FFF0090FF91A9276292ABCAA827629661920F
+:2066A000ABCA619650063B56085600FFA9276292ABCAA82762966192ABCA619662064A1EFB
+:2066C000013B008F2ADB43850156A400C4925B96572B5792045230635B9210522D62582B2B
+:2066E000589208520F634A9201905996013B4A0640FF4A1E599240762FB0580A589208522F
+:20670000F3645B925A96582B589206520E635A92019059965A92A0FF5A96599240762FB0A8
+:20672000580A58920652F4645B0A40761CB0570A57920452D264A2FE060006FE461E44A8A6
+:20674000417D4606A98A81DC46A814EC4483859244A04158A0F2008F40DDA092FF90A95856
+:206760004192C7FF947041964606A98A81DC46A8EEED419286FE06000CFE461E44A8417D8B
+:2067800000024C1E46064C0F28694CCC01004796448A01294C0640FF0156A400C4924896A7
+:2067A000479205ED48CC00FFC7FF49964792015204ED4892FF90499649924170008F40DDB9
+:2067C000FF90A9584192C7FF9470419601024C074C1E46064C0FDA6641928CFE060006FEA7
+:2067E000439642A84428FFFF452B4392455436694558428A9492FF9044F2462B46920852F8
+:206800001067444007EF4492C0FFA91C01A04496046F4492C0FF4496460A46920852F268F4
+:206820004558428A94CC00FFC7FF44F2462B469208521067444007EF4492C0FFA91C01A005
+:206840004496046F4492C0FF4496460A46920852F268450A43924554CC66449286FE060051
+:20686000008F000C1F766C0302A8AA28FFFFAB28FFFF1F76300002A91F763000062B1F7633
+:206880003000072B1F763000041A10001F763000041A200000021F766C03041E1F766C0374
+:2068A000008F080C0AA81F766C03008F100C12A81F7630000AA91F76300012A91F7630005D
+:2068C0000E2B1F7630000F2B1F763000162B1F763000172B1F7630000C1A10001F763000B3
+:2068E000141A10001F7630000C1A20001F763000141A20001F766C030C1E1F766C03141ED8
+:20690000060008FE03E2460103E2440042A8428A4406E41E428A4606F41EAFE24400AFE284
+:20692000460100E70800007788E60000007703E24800428AC48A4806D41E428AC48AF42B05
+:20694000428AC48AFC2B428AC48AE41A1000428AC48AE41A2000428AC48AE418FFFB428ABA
+:20696000C48AE418FFF7428AC48AE41A0040428A0002D41E88FE0600BD3ABDB2BDAABDA207
+:2069800002FE0129A9BF120F58FF5B61A85C7F91A8088000421EA493D6FFA85CA9BF160FF0
+:2069A0006761A85D7F91A8088000A859A958A593D6FFA85DA493A571A8180001A697A418AF
+:2069C000FF00A518FF007FDCA492A59EA7964D64A90801FF3E62A193A09236FFA859A9584C
+:2069E000420635FF0EF6A11FA95BA3010AF6A11F2D56A204A32DA03640FF0BF6A11F33FFEE
+:206A0000009B30FF54FFA20CA39540FFA70801001FF677FF200940FFA70801001FF677FF56
+:206A20005AFFA7922265A90801FF1363A9A946FF7F91A85BA95AA625A79596FFA20CA395E7
+:206A4000A9BD120F82FEBE82BE86BE8BBE8E0600009B57FFA8087FFF5AFFA693F260A8283D
+:206A60000080AA71AB92ED6F20FF0000EA6F5AFFA493A818000196FFA85CA9A9A8087FFF00
+:206A8000A81C0080A4CBDD6F1F76C001201A0010407652AF22761F762C003518F8FF1F766E
+:206AA0002C00341A03001F762C003418F7FF1F762C003418FBFF1F762C002ECC9FFF1F7661
+:206AC0002C0020502E961F762C002ECCE3FF1F762C0008502E961F762C002ECCFCFF1F7691
+:206AE0002C0001502E961F762C002ECCFFCF1F762C00A91A00102E961F762C002ECCFFF1C9
+:206B00001F762C00A91A00062E961F762C002E187FFE1F762C002F18BFFF1F762C002E18D6
+:206B2000FFBF1F762C002E18FF7F1F762C002F1A03001A7607F6007769FF060004FE421E31
+:206B40000129420640FF421E0002441E4206440F0A6910024076A7B501024407441E420696
+:206B6000440FF86684FE0600103B1F7633002018FEFF1F763300222B1F763300242B1F76D3
+:206B80003300262B1F763300282B1F7633002A2B1F7633002C2B1F7633002E2B1F76330031
+:206BA000302B1F763300322B1F763300342B1F763300362B1F763300382B1F763300232BC4
+:206BC0001F763300252B1F763300272B1F763300292B1F7633002B2B1F7633002D2B1F7694
+:206BE00033002F2B1F763300312B1F763300332B1F763300352B1F763300372B1F763300A4
+:206C0000392B69FF06001F763300201A01001F7633002128FFFF102969FF0600BDB2BDAA13
+:206C2000BDA203E2BD0403E2BD0506FE03E2440042A808D00CD142C54283AFE2440142C434
+:206C4000428A4286AFE2F70050E80200428212E3958B42C50ED012E3D6CCAFE2C40000E351
+:206C60009F4208E3E295AFE2930140E74921007710E70800007703E24600428A42830CD096
+:206C80000ED194069D1E428A4606941E428A428308D0F406951E428A4406F41EAFE24600E1
+:206CA00086FEAFE2BE05AFE2BE04BE82BE86BE8B0600AD28000469FF1F5616561A5610E64E
+:206CC000000240291F76000002291B762276A928ABB5A828000001091B61C076ABB5042916
+:206CE0000F6F009BA92401DF046C0429A82401DFA61EA1F78624A706A1810109A71EA92414
+:206D000003635CFF043BA95901DF0900ECFF1A76A928FFFFA828FFFF01090E61FF76FFFF84
+:206D2000066F01DFBDC3A71E673EBEC5A92401DFA82458FFF76040764AB5407667B50229B8
+:206D400004295F565AFF42065F56421E00021FF617564200AB063256022920760229042983
+:206D60005F565AFF420656FF421E00021FF6175642003256022920765AFF00021FF617561C
+:206D80004200A9A920765AFF00021FF617564200207602FE208F00001F7674032AA81F76F2
+:206DA0007403208F00FA2CA81F7674032A061F7674032E1E1F767403302B1F7674032A06A8
+:206DC000421E066F428AC42B01024207421E1F7674032C06420FF76682FE0600A85CA971E7
+:206DE000A697013BA98556FFA95DA48556FFA95CA5920FF6A41FA64F026C5CFF2076A6967F
+:206E0000A85C013BA98556FFA95DA48556FFA95CA5920FF6A41FA64F026C5DFFA892207698
+:206E20005AFFAB92A4C5A48E07ECFF9CA988859287960E00FEFFAB92A988A9A9A60F10ECB2
+:206E4000AA930EECA9A9FF9DA85CBF76FEFF859287960E00FEFF859287960C00F8FFA08A37
+:206E6000060006FE008F00C044A8008F000D46A82276412B419280520D63448A84C444A828
+:206E8000468AA9A80209461EC4C2410A41928052F5641A7686FE69FF0600A928FFFFAA2870
+:206EA000FFFFAB28FFFFA828FFFFAB0F04ED00D400BE0B6FA927A928FFFFA92FA4A9C4886E
+:206EC000A928FFFF0209A98AA6924076999406000077006F1F767A03BDB220C5A959673E91
+:206EE0001F767A0324C5A70603ECA192673E1F767A03220603ECA71E673E407665B5BE8B77
+:206F0000060022761F76C0011C1A080069FF787680001A761F76C401BF5618E0028FE649B2
+:206F200069FFA9A84076A7B5060002FE429741961F7674033B961F76740342923A9682FEC3
+:1C6F400006001F767A031EA806001F767A0320A8060006000119C356FFFF060034
+:206F5C002B0000003CC122761F762A00001A01001F762A0006CCFFF0A91A00051F762A0074
+:206F7C0006961F762A0006CCF0FF05501F762A0006961F762A0007CCE0FF08501F762A00A1
+:1C6F9C0007961F762A00041AFF011F762A00051AFF011A7607F6007769FF06000F
+:206FB8001101000000C0718800007188000071880000718800007188000071880000718818
+:206FD8000000718800007188000071880000718800007188000071880000008000000D80B6
+:206FF80000001A80000027800000858800003F8000004A80000055800000608000006B8002
+:20701800000076800000818000008C80000097800000A2800000AD800000B8800000C38074
+:207038000000CE800000D9800000FA800000858800001B8100003C8100005B8100007C81D8
+:2070580000009F810000C0810000E18100000282000023820000468200006782000085886E
+:2070780000008588000088820000A9820000CC820000EF82000010830000318300008588A3
+:20709800000085880000548300007583000098830000B9830000DA830000FB8300008588BD
+:2070B8000000858800001C8400003D84000085880000858800008588000085880000858809
+:2070D8000000858800006084000081840000A4840000C5840000E68400000785000085882E
+:2070F8000000858800002A8500004B8500006C8500008D850000AE850000CF850000858855
+:20711800000085880000F28500001586000085880000858800003686000057860000858878
+:20713800000085880000788600009B860000BC860000DD860000FE8600002187000044876F
+:207158000000658700008588000085880000858800008588000085880000858800008588D0
+:2071780000008588000085880000858800008588000085880000858800008588000085888F
+:2071980000008588000086870000A7870000C8870000E98700000A880000858800002D887C
+:2071B80000004E880000080008000A0008000800080006000A000800080008000000000087
+:0871D800000033000B000A0067
+:2071E0002800000068C1009E00001F9E0000319E0000489E00005E9E0000719E0000859E00
+:207200000000989E0000B39E0000D79E0000ED9E0000009F00000D9F00002F9F0000419FEE
+:187220000000539F0000669F0000779F0000879F00009F9F00000000E5
+:00000001FF

Bin/UKSSTMS320F28335.map

@@ -0,0 +1,34 @@
+********************************************************************************
+TMS320C2000 Hex Converter                                                 v5.2.7
+********************************************************************************
+
+INPUT FILE NAME: <D:\project2833\GIT\UKSS_23550_2\bin\UKSSTMS320F28335.out>
+OUTPUT FORMAT:   Binary
+
+PHYSICAL MEMORY PARAMETERS
+   Default data width   :  16
+   Default memory width :   8 (LS-->MS)
+   Default output width :   8
+
+BOOT LOADER PARAMETERS
+   Table Type:		  SERIAL PORT (SCI 8 bit Mode)
+   Entry Point:		  0x0000b456
+
+
+OUTPUT TRANSLATION MAP
+--------------------------------------------------------------------------------
+00000000..003fffff  Page=0  Memory Width=8  ROM Width=8
+--------------------------------------------------------------------------------
+   OUTPUT FILES: D:\project2833\GIT\UKSS_23550_2\bin\UKSSTMS320F28335.bin [b0..b7]
+
+   CONTENTS: 00000000..00007237   BOOT TABLE
+                           .cinit : dest=0000b5ab  size=000001f2  width=00000002
+                            .text : dest=00008000  size=000035ab  width=00000002
+                         ramfuncs : dest=0000c13c  size=0000002b  width=00000002
+                          .econst : dest=0000c000  size=00000111  width=00000002
+                          .switch : dest=0000c168  size=00000028  width=00000002
+
+--------------------------------------------------------------------------------
+00000000..003fffff  Page=1  Memory Width=8  ROM Width=8  "*DEFAULT PAGE 1*"
+--------------------------------------------------------------------------------
+   NO CONTENTS

F28335.cmd

@@ -0,0 +1,206 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:56 $
+//###########################################################################
+//
+// FILE:	F28335.cmd
+//
+// TITLE:	Linker Command File For F28335 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28335 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x004000     /* on-chip RAM block L0 */
+/*   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+/*   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+//   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+
+   ZONE6       : origin = 0x0100000, length = 0x100000    /* XINTF zone 6 */ 
+   FLASHH      : origin = 0x300000, length = 0x008000     /* on-chip FLASH */
+   FLASHG      : origin = 0x308000, length = 0x008000     /* on-chip FLASH */
+   FLASHF      : origin = 0x310000, length = 0x008000     /* on-chip FLASH */
+   FLASHE      : origin = 0x318000, length = 0x008000     /* on-chip FLASH */
+   FLASHD      : origin = 0x320000, length = 0x008000     /* on-chip FLASH */
+   FLASHC      : origin = 0x328000, length = 0x008000     /* on-chip FLASH */
+   FLASHA      : origin = 0x338000, length = 0x007F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML5       : origin = 0x00D000, length = 0x003000     /* on-chip RAM block L1 */
+/*   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+/*   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7A      : origin = 0x0200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x330000, length = 0x008000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > RAML0      PAGE = 0
+   .pinit              : > RAML0      PAGE = 0
+   .text               : > RAML0      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = RAML4, 
+                         RUN = RAML4, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML5       PAGE = 1
+   .esysmem            : > RAML0      PAGE = 0
+
+   .logg               : > ZONE7A      PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > RAML4      PAGE = 0
+   .switch             : > RAML4      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+         
+   /* Allocate DMA-accessible RAM sections: * /
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+/*   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+*/   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/28332_RAM_lnk.cmd

@@ -0,0 +1,176 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:25 $
+//###########################################################################
+//
+// FILE:    28332_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28332 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28332 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28332  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28332 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000   
+   ZONE7A     : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002   
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44  
+
+   
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1   
+
+
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/28334_RAM_lnk.cmd

@@ -0,0 +1,178 @@
+/*
+// TI File $Revision: /main/8 $
+// Checkin $Date: July 9, 2008   13:43:30 $
+//###########################################################################
+//
+// FILE:    28334_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28334 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28334 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28334  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28334 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000
+   ZONE7A     : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44  
+         
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   RAML6      : origin = 0x00E000, length = 0x001000    
+   RAML7      : origin = 0x00F000, length = 0x001000   
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1  
+   
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/28335_RAM_lnk.cmd

@@ -0,0 +1,176 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:36 $
+//###########################################################################
+//
+// FILE:    28335_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28335 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28335 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28335 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000 
+   ZONE7A     : origin = 0x200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44               
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   RAML6      : origin = 0x00E000, length = 0x001000    
+   RAML7      : origin = 0x00F000, length = 0x001000 
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */   
+
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+      
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1  
+
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/F28332.cmd

@@ -0,0 +1,197 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:41 $
+//###########################################################################
+//
+// FILE:	F28332.cmd
+//
+// TITLE:	Linker Command File For F28332 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28332  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28332 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x100000, length = 0x100000     /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   FLASHD      : origin = 0x330000, length = 0x004000     /* on-chip FLASH */
+   FLASHC      : origin = 0x334000, length = 0x004000     /* on-chip FLASH */
+   FLASHA      : origin = 0x33C000, length = 0x003F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x0000400    /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x338000, length = 0x004000     /* on-chip FLASH */
+   
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/F28334.cmd

@@ -0,0 +1,203 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:49 $
+//###########################################################################
+//
+// FILE:	F28334.cmd
+//
+// TITLE:	Linker Command File For F28334 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28334  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28334 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x100000, length = 0x0100000    /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x200000, length = 0x000FC00    /* XINTF zone 7 - program space */ 
+   FLASHH      : origin = 0x320000, length = 0x004000     /* on-chip FLASH */
+   FLASHG      : origin = 0x324000, length = 0x004000     /* on-chip FLASH */
+   FLASHF      : origin = 0x328000, length = 0x004000     /* on-chip FLASH */
+   FLASHE      : origin = 0x32C000, length = 0x004000     /* on-chip FLASH */
+   FLASHD      : origin = 0x330000, length = 0x004000     /* on-chip FLASH */
+   FLASHC      : origin = 0x334000, length = 0x004000     /* on-chip FLASH */
+   FLASHA      : origin = 0x33C000, length = 0x003F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */          
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x338000, length = 0x004000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+      
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/F28335.cmd

@@ -0,0 +1,203 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:56 $
+//###########################################################################
+//
+// FILE:	F28335.cmd
+//
+// TITLE:	Linker Command File For F28335 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28335 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x0100000, length = 0x100000    /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x0200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   FLASHH      : origin = 0x300000, length = 0x008000     /* on-chip FLASH */
+   FLASHG      : origin = 0x308000, length = 0x008000     /* on-chip FLASH */
+   FLASHF      : origin = 0x310000, length = 0x008000     /* on-chip FLASH */
+   FLASHE      : origin = 0x318000, length = 0x008000     /* on-chip FLASH */
+   FLASHD      : origin = 0x320000, length = 0x008000     /* on-chip FLASH */
+   FLASHC      : origin = 0x328000, length = 0x008000     /* on-chip FLASH */
+   FLASHA      : origin = 0x338000, length = 0x007F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x330000, length = 0x008000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+         
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/gel/f28232.gel

@@ -0,0 +1,2822 @@
+/********************************************************************/
+/* f28232.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28232 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28232_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28232 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28232 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x330000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28232_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,0,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,1,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28232_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    10 Mhz for 20 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    20 Mhz for 20 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    30 Mhz for 20 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    40 Mhz for 20 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    50 Mhz for 20 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    60 Mhz for 20 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    70 Mhz for 20 Mhz CLKIN             */
+/*     8      (OSCCLK * 8)/2    80 Mhz for 20 Mhz CLKIN             */
+/*     9      (OSCCLK * 9)/2    90 Mhz for 20 Mhz CLKIN             */
+/*    10      (OSCCLK * 10)/2  100 Mhz for 20 Mhz CLKIN             */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+       
+     } 
+     else
+     {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+     }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28232   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28234.gel

@@ -0,0 +1,2930 @@
+/********************************************************************/
+/* f28234.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28234 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28234_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28234 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28234 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x320000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28234_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,0,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,1,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28234_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+ 
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28234   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28235.gel

@@ -0,0 +1,2939 @@
+/********************************************************************/
+/* f28235.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28235 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+	
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{    
+    C28x_Mode();
+    F28235_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28235 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28235 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data   */
+/*   0x300000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28235_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,0,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);               /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,1,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28235_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */                            
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+    	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	    XAR0 = 0;
+       
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, check if device is unlocked and recalibrate."); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+   
+}
+
+
+
+
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28235   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28332.gel

@@ -0,0 +1,2845 @@
+/********************************************************************/
+/* f28332.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28332 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28332_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28332 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28332 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x330000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28332_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,0,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,1,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28332_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    10 Mhz for 20 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    20 Mhz for 20 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    30 Mhz for 20 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    40 Mhz for 20 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    50 Mhz for 20 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    60 Mhz for 20 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    70 Mhz for 20 Mhz CLKIN             */
+/*     8      (OSCCLK * 8)/2    80 Mhz for 20 Mhz CLKIN             */
+/*     9      (OSCCLK * 9)/2    90 Mhz for 20 Mhz CLKIN             */
+/*    10      (OSCCLK * 10)/2  100 Mhz for 20 Mhz CLKIN             */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+       
+     } 
+     else
+     {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+     }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28332   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28334.gel

@@ -0,0 +1,2951 @@
+/********************************************************************/
+/* f28334.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28334 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28334_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28334 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28334 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x320000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28334_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,0,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,1,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28334_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+ 
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28334   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28335.gel

@@ -0,0 +1,2960 @@
+/********************************************************************/
+/* f28335.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28335 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+	
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{    
+    C28x_Mode();
+    F28335_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28335 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28335 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data   */
+/*   0x300000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28335_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,0,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);               /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,1,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28335_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */                            
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+    	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	    XAR0 = 0;
+       
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, check if device is unlocked and recalibrate."); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+   
+}
+
+
+
+
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28335   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/include/DSP2833x_DefaultIsr.h

@@ -0,0 +1,147 @@
+// TI File $Revision: /main/1 $
+// Checkin $Date: August 18, 2006   13:45:37 $
+//###########################################################################
+//
+// FILE:    DSP2833x_DefaultIsr.h
+//
+// TITLE:   DSP2833x Devices Default Interrupt Service Routines Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_DEFAULT_ISR_H
+#define DSP2833x_DEFAULT_ISR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+//---------------------------------------------------------------------------
+// Default Interrupt Service Routine Declarations:
+// 
+// The following function prototypes are for the 
+// default ISR routines used with the default PIE vector table.
+// This default vector table is found in the DSP2833x_PieVect.h 
+// file.  
+//
+
+// Non-Peripheral Interrupts:
+interrupt void INT13_ISR(void);     // XINT13 or CPU-Timer 1
+interrupt void INT14_ISR(void);     // CPU-Timer2
+interrupt void DATALOG_ISR(void);   // Datalogging interrupt
+interrupt void RTOSINT_ISR(void);   // RTOS interrupt
+interrupt void EMUINT_ISR(void);    // Emulation interrupt
+interrupt void NMI_ISR(void);       // Non-maskable interrupt
+interrupt void ILLEGAL_ISR(void);   // Illegal operation TRAP
+interrupt void USER1_ISR(void);     // User Defined trap 1
+interrupt void USER2_ISR(void);     // User Defined trap 2
+interrupt void USER3_ISR(void);     // User Defined trap 3
+interrupt void USER4_ISR(void);     // User Defined trap 4
+interrupt void USER5_ISR(void);     // User Defined trap 5
+interrupt void USER6_ISR(void);     // User Defined trap 6
+interrupt void USER7_ISR(void);     // User Defined trap 7
+interrupt void USER8_ISR(void);     // User Defined trap 8
+interrupt void USER9_ISR(void);     // User Defined trap 9
+interrupt void USER10_ISR(void);    // User Defined trap 10
+interrupt void USER11_ISR(void);    // User Defined trap 11
+interrupt void USER12_ISR(void);    // User Defined trap 12
+
+// Group 1 PIE Interrupt Service Routines:
+interrupt void  SEQ1INT_ISR(void);   // ADC Sequencer 1 ISR
+interrupt void  SEQ2INT_ISR(void);   // ADC Sequencer 2 ISR
+interrupt void  XINT1_ISR(void);     // External interrupt 1
+interrupt void  XINT2_ISR(void);     // External interrupt 2
+interrupt void  ADCINT_ISR(void);    // ADC
+interrupt void  TINT0_ISR(void);     // Timer 0
+interrupt void  WAKEINT_ISR(void);   // WD
+
+// Group 2 PIE Interrupt Service Routines:
+interrupt void EPWM1_TZINT_ISR(void);    // EPWM-1
+interrupt void EPWM2_TZINT_ISR(void);    // EPWM-2
+interrupt void EPWM3_TZINT_ISR(void);    // EPWM-3
+interrupt void EPWM4_TZINT_ISR(void);    // EPWM-4
+interrupt void EPWM5_TZINT_ISR(void);    // EPWM-5
+interrupt void EPWM6_TZINT_ISR(void);    // EPWM-6
+      
+// Group 3 PIE Interrupt Service Routines:
+interrupt void EPWM1_INT_ISR(void);    // EPWM-1
+interrupt void EPWM2_INT_ISR(void);    // EPWM-2
+interrupt void EPWM3_INT_ISR(void);    // EPWM-3
+interrupt void EPWM4_INT_ISR(void);    // EPWM-4
+interrupt void EPWM5_INT_ISR(void);    // EPWM-5
+interrupt void EPWM6_INT_ISR(void);    // EPWM-6
+      
+// Group 4 PIE Interrupt Service Routines:
+interrupt void ECAP1_INT_ISR(void);    // ECAP-1
+interrupt void ECAP2_INT_ISR(void);    // ECAP-2
+interrupt void ECAP3_INT_ISR(void);    // ECAP-3
+interrupt void ECAP4_INT_ISR(void);    // ECAP-4
+interrupt void ECAP5_INT_ISR(void);    // ECAP-5
+interrupt void ECAP6_INT_ISR(void);    // ECAP-6
+     
+// Group 5 PIE Interrupt Service Routines:
+interrupt void EQEP1_INT_ISR(void);    // EQEP-1
+interrupt void EQEP2_INT_ISR(void);    // EQEP-2
+
+// Group 6 PIE Interrupt Service Routines:
+interrupt void SPIRXINTA_ISR(void);   // SPI-A
+interrupt void SPITXINTA_ISR(void);   // SPI-A
+interrupt void MRINTA_ISR(void);      // McBSP-A
+interrupt void MXINTA_ISR(void);      // McBSP-A
+interrupt void MRINTB_ISR(void);      // McBSP-B
+interrupt void MXINTB_ISR(void);      // McBSP-B
+
+// Group 7 PIE Interrupt Service Routines:
+interrupt void DINTCH1_ISR(void);     // DMA-Channel 1
+interrupt void DINTCH2_ISR(void);     // DMA-Channel 2
+interrupt void DINTCH3_ISR(void);     // DMA-Channel 3
+interrupt void DINTCH4_ISR(void);     // DMA-Channel 4
+interrupt void DINTCH5_ISR(void);     // DMA-Channel 5
+interrupt void DINTCH6_ISR(void);     // DMA-Channel 6
+
+// Group 8 PIE Interrupt Service Routines: 
+interrupt void I2CINT1A_ISR(void);     // I2C-A
+interrupt void I2CINT2A_ISR(void);     // I2C-A
+interrupt void SCIRXINTC_ISR(void);    // SCI-C
+interrupt void SCITXINTC_ISR(void);    // SCI-C
+   
+// Group 9 PIE Interrupt Service Routines:
+interrupt void SCIRXINTA_ISR(void);    // SCI-A
+interrupt void SCITXINTA_ISR(void);    // SCI-A
+interrupt void SCIRXINTB_ISR(void);    // SCI-B
+interrupt void SCITXINTB_ISR(void);    // SCI-B
+interrupt void ECAN0INTA_ISR(void);    // eCAN-A
+interrupt void ECAN1INTA_ISR(void);    // eCAN-A
+interrupt void ECAN0INTB_ISR(void);    // eCAN-B
+interrupt void ECAN1INTB_ISR(void);    // eCAN-B
+
+// Group 10 PIE Interrupt Service Routines:
+ 
+// Group 11 PIE Interrupt Service Routines: 
+
+// Group 12 PIE Interrupt Service Routines: 
+interrupt void  XINT3_ISR(void);     // External interrupt 3
+interrupt void  XINT4_ISR(void);     // External interrupt 4
+interrupt void  XINT5_ISR(void);     // External interrupt 5
+interrupt void  XINT6_ISR(void);     // External interrupt 6
+interrupt void  XINT7_ISR(void);     // External interrupt 7
+interrupt void  LVF_ISR(void);       // Latched overflow flag
+interrupt void  LUF_ISR(void);       // Latched underflow flag
+
+// Catch-all for Reserved Locations For testing purposes:
+interrupt void PIE_RESERVED(void);       // Reserved for test
+interrupt void rsvd_ISR(void);           // for test
+interrupt void INT_NOTUSED_ISR(void);    // for unused interrupts
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif    // end of DSP2833x_DEFAULT_ISR_H definition
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_Dma_defines.h

@@ -0,0 +1,81 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: August 14, 2007   16:32:29 $
+//###########################################################################
+//
+// FILE:   DSP2833x_Dma_defines.h
+//
+// TITLE:  #defines used in DMA examples
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_DMA_DEFINES_H
+#define DSP2833x_DMA_DEFINES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// MODE
+//==========================
+// PERINTSEL bits
+#define DMA_SEQ1INT 1
+#define DMA_SEQ2INT 2
+#define DMA_XINT1   3
+#define DMA_XINT2   4
+#define DMA_XINT3   5
+#define DMA_XINT4   6
+#define DMA_XINT5   7
+#define DMA_XINT6   8
+#define DMA_XINT7   9
+#define DMA_XINT13  10
+#define DMA_TINT0   11
+#define DMA_TINT1   12
+#define DMA_TINT2   13
+#define DMA_MXEVTA  14
+#define DMA_MREVTA  15
+#define DMA_MXREVTB 16
+#define DMA_MREVTB  17
+// OVERINTE bit
+#define	OVRFLOW_DISABLE	0x0
+#define	OVEFLOW_ENABLE	0x1
+// PERINTE bit
+#define	PERINT_DISABLE	0x0
+#define	PERINT_ENABLE   0x1
+// CHINTMODE bits
+#define	CHINT_BEGIN		0x0
+#define	CHINT_END     	0x1
+// ONESHOT bits
+#define	ONESHOT_DISABLE	0x0
+#define	ONESHOT_ENABLE	0x1
+// CONTINOUS bit
+#define	CONT_DISABLE	0x0
+#define	CONT_ENABLE 	0x1
+// SYNCE bit
+#define	SYNC_DISABLE	0x0
+#define	SYNC_ENABLE     0x1
+// SYNCSEL bit
+#define	SYNC_SRC		0x0
+#define	SYNC_DST        0x1
+// DATASIZE bit
+#define	SIXTEEN_BIT    	0x0
+#define	THIRTYTWO_BIT   0x1
+// CHINTE bit
+#define	CHINT_DISABLE	0x0
+#define	CHINT_ENABLE   	0x1
+
+
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_EPWM_DEFINES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_EPwm_defines.h

@@ -0,0 +1,164 @@
+// TI File $Revision: /main/1 $
+// Checkin $Date: August 18, 2006   13:45:39 $
+//###########################################################################
+//
+// FILE:   DSP2833x_EPwm_defines.h
+//
+// TITLE:  #defines used in ePWM examples examples
+// 
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_EPWM_DEFINES_H
+#define DSP2833x_EPWM_DEFINES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TBCTL (Time-Base Control)
+//==========================
+// CTRMODE bits
+#define	TB_COUNT_UP		0x0
+#define	TB_COUNT_DOWN	0x1
+#define	TB_COUNT_UPDOWN	0x2
+#define	TB_FREEZE		0x3
+// PHSEN bit
+#define	TB_DISABLE		0x0
+#define	TB_ENABLE		0x1
+// PRDLD bit
+#define	TB_SHADOW		0x0
+#define	TB_IMMEDIATE	0x1
+// SYNCOSEL bits
+#define	TB_SYNC_IN		0x0
+#define	TB_CTR_ZERO		0x1
+#define	TB_CTR_CMPB		0x2
+#define	TB_SYNC_DISABLE	0x3
+// HSPCLKDIV and CLKDIV bits
+#define	TB_DIV1			0x0
+#define	TB_DIV2			0x1
+#define	TB_DIV4			0x2
+// PHSDIR bit
+#define	TB_DOWN			0x0
+#define	TB_UP			0x1
+
+// CMPCTL (Compare Control)
+//==========================
+// LOADAMODE and LOADBMODE bits
+#define	CC_CTR_ZERO		0x0
+#define	CC_CTR_PRD		0x1
+#define	CC_CTR_ZERO_PRD	0x2
+#define	CC_LD_DISABLE	0x3
+// SHDWAMODE and SHDWBMODE bits
+#define	CC_SHADOW		0x0
+#define	CC_IMMEDIATE	0x1
+
+// AQCTLA and AQCTLB (Action Qualifier Control)
+//=============================================
+// ZRO, PRD, CAU, CAD, CBU, CBD bits
+#define	AQ_NO_ACTION	0x0
+#define	AQ_CLEAR		0x1
+#define	AQ_SET			0x2
+#define	AQ_TOGGLE		0x3
+
+// DBCTL (Dead-Band Control)
+//==========================
+// OUT MODE bits
+#define	DB_DISABLE		0x0
+#define	DBA_ENABLE		0x1
+#define	DBB_ENABLE		0x2
+#define	DB_FULL_ENABLE	0x3
+// POLSEL bits
+#define	DB_ACTV_HI		0x0
+#define	DB_ACTV_LOC		0x1
+#define	DB_ACTV_HIC		0x2
+#define	DB_ACTV_LO		0x3
+// IN MODE
+#define DBA_ALL         0x0
+#define DBB_RED_DBA_FED 0x1
+#define DBA_RED_DBB_FED 0x2
+#define DBB_ALL         0x3
+
+// CHPCTL (chopper control)
+//==========================
+// CHPEN bit
+#define	CHP_DISABLE		0x0
+#define	CHP_ENABLE		0x1
+// CHPFREQ bits
+#define	CHP_DIV1		0x0
+#define	CHP_DIV2		0x1
+#define	CHP_DIV3		0x2
+#define	CHP_DIV4		0x3
+#define	CHP_DIV5		0x4
+#define	CHP_DIV6		0x5
+#define	CHP_DIV7		0x6
+#define	CHP_DIV8		0x7
+// CHPDUTY bits
+#define	CHP1_8TH		0x0
+#define	CHP2_8TH		0x1
+#define	CHP3_8TH		0x2
+#define	CHP4_8TH		0x3
+#define	CHP5_8TH		0x4
+#define	CHP6_8TH		0x5
+#define	CHP7_8TH		0x6
+
+// TZSEL (Trip Zone Select)
+//==========================
+// CBCn and OSHTn bits
+#define	TZ_DISABLE		0x0
+#define	TZ_ENABLE		0x1
+
+// TZCTL (Trip Zone Control)
+//==========================
+// TZA and TZB bits
+#define	TZ_HIZ			0x0
+#define	TZ_FORCE_HI		0x1
+#define	TZ_FORCE_LO		0x2
+#define	TZ_NO_CHANGE	0x3
+
+// ETSEL (Event Trigger Select)
+//=============================
+#define	ET_CTR_ZERO		0x1
+#define	ET_CTR_PRD		0x2
+#define	ET_CTRU_CMPA	0x4
+#define	ET_CTRD_CMPA	0x5
+#define	ET_CTRU_CMPB	0x6
+#define	ET_CTRD_CMPB	0x7
+
+// ETPS (Event Trigger Pre-scale)
+//===============================
+// INTPRD, SOCAPRD, SOCBPRD bits
+#define	ET_DISABLE		0x0
+#define	ET_1ST			0x1
+#define	ET_2ND			0x2
+#define	ET_3RD			0x3
+
+
+//--------------------------------
+// HRPWM (High Resolution PWM)
+//================================
+// HRCNFG
+#define	HR_Disable		0x0
+#define	HR_REP			0x1
+#define	HR_FEP			0x2
+#define	HR_BEP			0x3
+
+#define	HR_CMP			0x0
+#define	HR_PHS			0x1
+
+#define	HR_CTR_ZERO		0x0
+#define	HR_CTR_PRD		0x1
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_EPWM_DEFINES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_Examples.h

@@ -0,0 +1,143 @@
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 2, 2008   14:31:12 $
+//###########################################################################
+//
+// FILE:   DSP2833x_Examples.h
+//
+// TITLE:  DSP2833x Device Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_EXAMPLES_H
+#define DSP2833x_EXAMPLES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/*-----------------------------------------------------------------------------
+      Specify the PLL control register (PLLCR) and divide select (DIVSEL) value.
+-----------------------------------------------------------------------------*/
+//#define DSP28_DIVSEL   0   // Enable /4 for SYSCLKOUT
+//#define DSP28_DIVSEL   1 // Enable /4 for SYSCKOUT
+#define DSP28_DIVSEL     2 // Enable /2 for SYSCLKOUT
+//#define DSP28_DIVSEL     3 // Enable /1 for SYSCLKOUT
+
+#define DSP28_PLLCR	CLKMULT*2
+
+//#define DSP28_PLLCR   10
+//#define DSP28_PLLCR    9
+//#define DSP28_PLLCR    8
+//#define DSP28_PLLCR    7
+//#define DSP28_PLLCR    6
+//#define DSP28_PLLCR    5
+//#define DSP28_PLLCR    4
+//#define DSP28_PLLCR    3
+//#define DSP28_PLLCR    2
+//#define DSP28_PLLCR    1
+//#define DSP28_PLLCR    0  // PLL is bypassed in this mode
+//----------------------------------------------------------------------------
+
+
+/*-----------------------------------------------------------------------------
+      Specify the clock rate of the CPU (SYSCLKOUT) in nS.
+
+      Take into account the input clock frequency and the PLL multiplier
+      selected in step 1.
+
+      Use one of the values provided, or define your own.
+      The trailing L is required tells the compiler to treat
+      the number as a 64-bit value.
+
+      Only one statement should be uncommented.
+
+      Example 1:150 MHz devices:
+                CLKIN is a 30MHz crystal.
+
+                In step 1 the user specified PLLCR = 0xA for a
+                150Mhz CPU clock (SYSCLKOUT = 150MHz).
+
+                In this case, the CPU_RATE will be 6.667L
+                Uncomment the line:  #define CPU_RATE  6.667L
+
+      Example 2:  100 MHz devices:
+                  CLKIN is a 20MHz crystal.
+
+	              In step 1 the user specified PLLCR = 0xA for a
+	              100Mhz CPU clock (SYSCLKOUT = 100MHz).
+
+	              In this case, the CPU_RATE will be 10.000L
+                  Uncomment the line:  #define CPU_RATE  10.000L
+-----------------------------------------------------------------------------*/
+#define CPU_RATE    6.667L   // for a 150MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE    7.143L   // for a 140MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE    8.333L   // for a 120MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   10.000L   // for a 100MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   13.330L   // for a 75MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   20.000L   // for a 50MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   33.333L   // for a 30MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   41.667L   // for a 24MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   50.000L   // for a 20MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   66.667L   // for a 15MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE  100.000L   // for a 10MHz CPU clock speed  (SYSCLKOUT)
+
+//----------------------------------------------------------------------------
+
+/*-----------------------------------------------------------------------------
+      Target device (in DSP2833x_Device.h) determines CPU frequency
+      (for examples) - either 150 MHz (for 28335 and 28334) or 100 MHz
+      (for 28332). User does not have to change anything here.
+-----------------------------------------------------------------------------*/
+#if DSP28_28332                   // DSP28_28332 device only
+  #define CPU_FRQ_100MHZ    1     // 100 Mhz CPU Freq (20 MHz input freq)
+  #define CPU_FRQ_150MHZ    0
+#else
+  #define CPU_FRQ_100MHZ    0     // DSP28_28335||DSP28_28334
+  #define CPU_FRQ_150MHZ    1     // 150 MHz CPU Freq (30 MHz input freq) by DEFAULT
+#endif
+
+
+//---------------------------------------------------------------------------
+// Include Example Header Files:
+//
+
+#include "DSP2833x_GlobalPrototypes.h"         // Prototypes for global functions within the
+                                              // .c files.
+
+#include "DSP2833x_ePwm_defines.h"             // Macros used for PWM examples.
+#include "DSP2833x_Dma_defines.h"              // Macros used for DMA examples.
+#include "DSP2833x_I2C_defines.h"              // Macros used for I2C examples.
+
+#define PARTNO_28335  0xEF
+#define PARTNO_28334  0xEE
+#define PARTNO_28332  0xED
+#define PARTNO_28235  0xE8
+#define PARTNO_28234  0xE7
+#define PARTNO_28232  0xE6
+
+
+// Include files not used with DSP/BIOS
+#ifndef DSP28_BIOS
+#include "DSP2833x_DefaultISR.h"
+#endif
+
+
+// DO NOT MODIFY THIS LINE.
+#define DELAY_US(A)  DSP28x_usDelay(((((long double) A * 1000.0L) / (long double)CPU_RATE) - 9.0L) / 5.0L)
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif  // end of DSP2833x_EXAMPLES_H definition
+
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_GlobalPrototypes.h

@@ -0,0 +1,207 @@
+// TI File $Revision: /main/11 $
+// Checkin $Date: May 12, 2008   14:30:08 $
+//###########################################################################
+//
+// FILE:   DSP2833x_GlobalPrototypes.h
+//
+// TITLE:  Global prototypes for DSP2833x Examples
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_GLOBALPROTOTYPES_H
+#define DSP2833x_GLOBALPROTOTYPES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*---- shared global function prototypes -----------------------------------*/
+extern void InitAdc(void);
+
+extern void DMAInitialize(void);
+// DMA Channel 1
+extern void DMACH1AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH1BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH1TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH1WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH1ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH1(void);
+// DMA Channel 2
+extern void DMACH2AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH2BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH2TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH2WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH2ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH2(void);
+// DMA Channel 3
+extern void DMACH3AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH3BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH3TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH3WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH3ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH3(void);
+// DMA Channel 4
+extern void DMACH4AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH4BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH4TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH4WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH4ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH4(void);
+// DMA Channel 5
+extern void DMACH5AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH5BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH5TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH5WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH5ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH5(void);
+// DMA Channel 6
+extern void DMACH6AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH6BurstConfig(Uint16 bsize,Uint16 srcbstep, int16 desbstep);
+extern void DMACH6TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH6WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH6ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH6(void);
+
+extern void InitPeripherals(void);
+#if DSP28_ECANA
+extern void InitECan(void);
+extern void InitECana(void);
+extern void InitECanGpio(void);
+extern void InitECanaGpio(void);
+#endif // endif DSP28_ECANA
+#if DSP28_ECANB
+extern void InitECanb(void);
+extern void InitECanbGpio(void);
+#endif // endif DSP28_ECANB
+extern void InitECap(void);
+extern void InitECapGpio(void);
+extern void InitECap1Gpio(void);
+extern void InitECap2Gpio(void);
+#if DSP28_ECAP3
+extern void InitECap3Gpio(void);
+#endif // endif DSP28_ECAP3
+#if DSP28_ECAP4
+extern void InitECap4Gpio(void);
+#endif // endif DSP28_ECAP4
+#if DSP28_ECAP5
+extern void InitECap5Gpio(void);
+#endif // endif DSP28_ECAP5
+#if DSP28_ECAP6
+extern void InitECap6Gpio(void);
+#endif // endif DSP28_ECAP6
+extern void InitEPwm(void);
+extern void InitEPwmGpio(void);
+extern void InitEPwm1Gpio(void);
+extern void InitEPwm2Gpio(void);
+extern void InitEPwm3Gpio(void);
+#if DSP28_EPWM4
+extern void InitEPwm4Gpio(void);
+#endif // endif DSP28_EPWM4
+#if DSP28_EPWM5
+extern void InitEPwm5Gpio(void);
+#endif // endif DSP28_EPWM5
+#if DSP28_EPWM6
+extern void InitEPwm6Gpio(void);
+#endif // endif DSP28_EPWM6
+#if DSP28_EQEP1
+extern void InitEQep(void);
+extern void InitEQepGpio(void);
+extern void InitEQep1Gpio(void);
+#endif // if DSP28_EQEP1
+#if DSP28_EQEP2
+extern void InitEQep2Gpio(void);
+#endif // endif DSP28_EQEP2
+extern void InitGpio(void);
+extern void InitI2CGpio(void);
+
+extern void InitMcbsp(void);
+extern void InitMcbspa(void);
+extern void delay_loop(void);
+extern void InitMcbspaGpio(void);
+extern void InitMcbspa8bit(void);
+extern void InitMcbspa12bit(void);
+extern void InitMcbspa16bit(void);
+extern void InitMcbspa20bit(void);
+extern void InitMcbspa24bit(void);
+extern void InitMcbspa32bit(void);
+#if DSP28_MCBSPB
+extern void InitMcbspb(void);
+extern void InitMcbspbGpio(void);
+extern void InitMcbspb8bit(void);
+extern void InitMcbspb12bit(void);
+extern void InitMcbspb16bit(void);
+extern void InitMcbspb20bit(void);
+extern void InitMcbspb24bit(void);
+extern void InitMcbspb32bit(void);
+#endif // endif DSP28_MCBSPB
+
+extern void InitPieCtrl(void);
+extern void InitPieVectTable(void);
+
+extern void InitSci(void);
+extern void InitSciGpio(void);
+extern void InitSciaGpio(void);
+#if DSP28_SCIB
+extern void InitScibGpio(void);
+#endif // endif DSP28_SCIB
+#if DSP28_SCIC
+extern void InitScicGpio(void);
+#endif
+extern void InitSpi(void);
+extern void InitSpiGpio(void);
+extern void InitSpiaGpio(void);
+extern void InitSysCtrl(void);
+extern void InitTzGpio(void);
+extern void InitXIntrupt(void);
+extern void XintfInit(void);
+extern void InitXintf16Gpio();
+extern void InitXintf32Gpio();
+extern void InitPll(Uint16 pllcr, Uint16 clkindiv);
+extern void InitPeripheralClocks(void);
+extern void EnableInterrupts(void);
+extern void DSP28x_usDelay(Uint32 Count);
+extern void ADC_cal (void);
+#define KickDog ServiceDog     // For compatiblity with previous versions
+extern void ServiceDog(void);
+extern void DisableDog(void);
+extern Uint16 CsmUnlock(void);
+
+// DSP28_DBGIER.asm
+extern void SetDBGIER(Uint16 dbgier);
+
+//                 CAUTION
+// This function MUST be executed out of RAM. Executing it
+// out of OTP/Flash will yield unpredictable results
+extern void InitFlash(void);
+
+
+void MemCopy(Uint16 *SourceAddr, Uint16* SourceEndAddr, Uint16* DestAddr);
+
+
+//---------------------------------------------------------------------------
+// External symbols created by the linker cmd file
+// DSP28 examples will use these to relocate code from one LOAD location
+// in either Flash or XINTF to a different RUN location in internal
+// RAM
+extern Uint16 RamfuncsLoadStart;
+extern Uint16 RamfuncsLoadEnd;
+extern Uint16 RamfuncsRunStart;
+
+extern Uint16 XintffuncsLoadStart;
+extern Uint16 XintffuncsLoadEnd;
+extern Uint16 XintffuncsRunStart;
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_GLOBALPROTOTYPES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_I2c_defines.h

@@ -0,0 +1,117 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: April 16, 2008   17:16:47 $
+//###########################################################################
+//
+// FILE:	DSP2833x_I2cExample.h
+//
+// TITLE:	2833x I2C Example Code Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_I2C_DEFINES_H
+#define DSP2833x_I2C_DEFINES_H
+
+//--------------------------------------------
+// Defines
+//--------------------------------------------
+
+// Error Messages
+#define I2C_ERROR               0xFFFF
+#define I2C_ARB_LOST_ERROR      0x0001
+#define I2C_NACK_ERROR          0x0002
+#define I2C_BUS_BUSY_ERROR      0x1000
+#define I2C_STP_NOT_READY_ERROR 0x5555
+#define I2C_NO_FLAGS            0xAAAA
+#define I2C_SUCCESS             0x0000
+
+// Clear Status Flags
+#define I2C_CLR_AL_BIT          0x0001
+#define I2C_CLR_NACK_BIT        0x0002
+#define I2C_CLR_ARDY_BIT        0x0004
+#define I2C_CLR_RRDY_BIT        0x0008
+#define I2C_CLR_SCD_BIT         0x0020
+
+// Interrupt Source Messages
+#define I2C_NO_ISRC             0x0000
+#define I2C_ARB_ISRC            0x0001
+#define I2C_NACK_ISRC           0x0002
+#define I2C_ARDY_ISRC           0x0003
+#define I2C_RX_ISRC             0x0004
+#define I2C_TX_ISRC             0x0005
+#define I2C_SCD_ISRC            0x0006
+#define I2C_AAS_ISRC            0x0007
+
+// I2CMSG structure defines
+#define I2C_NO_STOP  0
+#define I2C_YES_STOP 1
+#define I2C_RECEIVE  0
+#define I2C_TRANSMIT 1
+#define I2C_MAX_BUFFER_SIZE 16
+
+// I2C Slave State defines
+#define I2C_NOTSLAVE      0
+#define I2C_ADDR_AS_SLAVE 1
+#define I2C_ST_MSG_READY  2
+
+// I2C Slave Receiver messages defines
+#define I2C_SND_MSG1 1
+#define I2C_SND_MSG2 2
+
+// I2C State defines
+#define I2C_IDLE               0
+#define I2C_SLAVE_RECEIVER     1
+#define I2C_SLAVE_TRANSMITTER  2
+#define I2C_MASTER_RECEIVER    3
+#define I2C_MASTER_TRANSMITTER 4
+
+// I2C  Message Commands for I2CMSG struct
+#define I2C_MSGSTAT_INACTIVE          0x0000
+#define I2C_MSGSTAT_SEND_WITHSTOP     0x0010
+#define I2C_MSGSTAT_WRITE_BUSY        0x0011
+#define I2C_MSGSTAT_SEND_NOSTOP       0x0020
+#define I2C_MSGSTAT_SEND_NOSTOP_BUSY  0x0021
+#define I2C_MSGSTAT_RESTART           0x0022
+#define I2C_MSGSTAT_READ_BUSY         0x0023
+
+// Generic defines
+#define I2C_TRUE  1
+#define I2C_FALSE 0
+#define I2C_YES   1
+#define I2C_NO    0
+#define I2C_DUMMY_BYTE 0
+
+
+//--------------------------------------------
+// Structures
+//--------------------------------------------
+
+// I2C Message Structure
+struct I2CMSG {
+  Uint16 MsgStatus;				// Word stating what state msg is in:
+  								//   I2C_MSGCMD_INACTIVE = do not send msg
+  								//   I2C_MSGCMD_BUSY = msg start has been sent,
+  								//                     awaiting stop
+  								//   I2C_MSGCMD_SEND_WITHSTOP = command to send
+  								//       master trans msg complete with a stop bit
+  								//   I2C_MSGCMD_SEND_NOSTOP = command to send
+  								//       master trans msg without the stop bit
+  								//   I2C_MSGCMD_RESTART = command to send a restart
+  								//       as a master receiver with a stop bit
+  Uint16 SlaveAddress;			// I2C address of slave msg is intended for
+  Uint16 NumOfBytes;			// Num of valid bytes in (or to be put in MsgBuffer)
+  Uint16 MemoryHighAddr;		// EEPROM address of data associated with msg (high byte)
+  Uint16 MemoryLowAddr;			// EEPROM address of data associated with msg (low byte)
+  Uint16 MsgBuffer[I2C_MAX_BUFFER_SIZE];	// Array holding msg data - max that
+  										    // MAX_BUFFER_SIZE can be is 16 due to
+  										    // the FIFO's
+};
+
+
+#endif  // end of DSP2833x_I2C_DEFINES_H definition
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP28x_Project.h

@@ -0,0 +1,22 @@
+
+// TI File $Revision: /main/1 $
+// Checkin $Date: April 22, 2008   14:35:56 $
+//###########################################################################
+//
+// FILE:   DSP28x_Project.h
+//
+// TITLE:  DSP28x Project Headerfile and Examples Include File
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP28x_PROJECT_H
+#define DSP28x_PROJECT_H
+
+#include "DSP2833x_Device.h"     // DSP2833x Headerfile Include File
+#include "DSP2833x_Examples.h"   // DSP2833x Examples Include File
+
+#endif  // end of DSP28x_PROJECT_H definition
+

Source/External/v120/DSP2833x_common/include/IQmathLib.h

@@ -0,0 +1,4493 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: July 10, 2008   10:59:52 $
+//###########################################################################
+//
+// FILE:    IQmathLib.h
+//
+// TITLE:   IQ Math library functions definitions.
+//
+//###########################################################################
+//
+// Ver  | dd-mmm-yyyy |  Who  | Description of changes
+// =====|=============|=======|==============================================
+//  1.3 | 19 Nov 2001 | A. T. | Original Release.
+// -----|-------------|-------|----------------------------------------------
+//  1.4 | 17 May 2002 | A. T. | Added new functions and support for
+//      |             |       | intrinsics IQmpy, IQxmpy, IQsat.
+// -----|-------------|-------|----------------------------------------------
+//  1.4a| 12 Jun 2002 | A. T. | Fixed problem with _IQ() operation on
+//      |             |       | variables.
+// -----|-------------|-------|----------------------------------------------
+//  1.4b| 18 Jun 2002 | A. T. | Fixed bug with _IQtoIQN() and _IQNtoIQ()
+//      |             |       | operations.
+// -----|-------------|-------|----------------------------------------------
+//  1.4d| 30 Mar 2003 | DA/SD | 1. Added macro parameters in parentheses
+//      |             |       |    in number of places where it matters
+//      |             |       | 2. Added macro definition to include header
+//      |             |       |    file multiple times in the program.
+// -----|-------------|-------|----------------------------------------------
+//  1.4e| 17 Jun 2004 | AT/DA | Added IQexp function.
+//      |             |       | Added IQasin & IQacos functions (thanks DA).
+// -----|-------------|-------|----------------------------------------------
+//  1.4f| 10 Mar 2005 | AT    | Fixed Bug In IQexp function.
+// -----|-------------|-------|----------------------------------------------
+//  1.5 | 30 Jan 2008 | LH    | 1. Changed the definion of the _IQatan2PU(A,B)
+//      |             |       |    macro for FLOAT_MATH so that a call to
+//      |             |       |    divide will not occur.
+//      |             |       | 2. If MATH_TYPE == FLOAT_MATH, then include the
+//      |             |       |    following standard headers: math.h
+//      |             |       |    stdlib.h.
+//      |             |       | 3. Added missing #defines for the non-global
+//      |             |       |    _IQatanN() function
+//      |             |       | 4. Adding missing definitions for absolute
+//      |             |       |    value when MATH_TYPE == FLOAT_MATH
+//      |             |       | 5. Included limits.h and changed the definition
+//      |             |       |    of MAX_IQ_NEG to LONG_MIN and MAX_IQ_POS
+//      |             |       |    to LONG_MAX
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+//
+// User needs to configure "MATH_TYPE" and "GLOBAL_Q" values:
+//
+//---------------------------------------------------------------------------
+// Select math type, IQ_MATH or FLOAT_MATH:
+//
+
+#ifndef __IQMATHLIB_H_INCLUDED__
+#define __IQMATHLIB_H_INCLUDED__
+
+
+#define   FLOAT_MATH     1
+#define   IQ_MATH        0
+
+#ifndef   MATH_TYPE
+#define   MATH_TYPE      IQ_MATH
+#endif
+
+//---------------------------------------------------------------------------
+// Select global Q value and scaling. The Q value is limited to the
+// following range for all functions:
+//
+//        30 <= GLOBAL_Q <=  1
+//
+#ifndef   GLOBAL_Q
+#define   GLOBAL_Q       24
+#endif
+
+//---------------------------------------------------------------------------
+// If using FLOAT_MATH, include standard headers to avoid conversion issues
+//
+#if MATH_TYPE == FLOAT_MATH
+#include <math.h>
+#include <stdlib.h>
+#endif
+#include <limits.h>
+
+//---------------------------------------------------------------------------
+// Various Usefull Constant Definitions:
+//
+#define   QG          GLOBAL_Q
+#define   Q30         30
+#define   Q29         29
+#define   Q28         28
+#define   Q27         27
+#define   Q26         26
+#define   Q25         25
+#define   Q24         24
+#define   Q23         23
+#define   Q22         22
+#define   Q21         21
+#define   Q20         20
+#define   Q19         19
+#define   Q18         18
+#define   Q17         17
+#define   Q16         16
+#define   Q15         15
+#define   Q14         14
+#define   Q13         13
+#define   Q12         12
+#define   Q11         11
+#define   Q10         10
+#define   Q9          9
+#define   Q8          8
+#define   Q7          7
+#define   Q6          6
+#define   Q5          5
+#define   Q4          4
+#define   Q3          3
+#define   Q2          2
+#define   Q1          1
+
+#define   MAX_IQ_POS  LONG_MAX
+#define   MAX_IQ_NEG  LONG_MIN
+#define   MIN_IQ_POS  1
+#define   MIN_IQ_NEG  -1
+
+//###########################################################################
+#if MATH_TYPE == IQ_MATH
+//###########################################################################
+// If IQ_MATH is used, the following IQmath library function definitions
+// are used:
+//===========================================================================
+typedef   long    _iq;
+typedef   long    _iq30;
+typedef   long    _iq29;
+typedef   long    _iq28;
+typedef   long    _iq27;
+typedef   long    _iq26;
+typedef   long    _iq25;
+typedef   long    _iq24;
+typedef   long    _iq23;
+typedef   long    _iq22;
+typedef   long    _iq21;
+typedef   long    _iq20;
+typedef   long    _iq19;
+typedef   long    _iq18;
+typedef   long    _iq17;
+typedef   long    _iq16;
+typedef   long    _iq15;
+typedef   long    _iq14;
+typedef   long    _iq13;
+typedef   long    _iq12;
+typedef   long    _iq11;
+typedef   long    _iq10;
+typedef   long    _iq9;
+typedef   long    _iq8;
+typedef   long    _iq7;
+typedef   long    _iq6;
+typedef   long    _iq5;
+typedef   long    _iq4;
+typedef   long    _iq3;
+typedef   long    _iq2;
+typedef   long    _iq1;
+//---------------------------------------------------------------------------
+#define   _IQ30(A)      (long) ((A) * 1073741824.0L)
+#define   _IQ29(A)      (long) ((A) * 536870912.0L)
+#define   _IQ28(A)      (long) ((A) * 268435456.0L)
+#define   _IQ27(A)      (long) ((A) * 134217728.0L)
+#define   _IQ26(A)      (long) ((A) * 67108864.0L)
+#define   _IQ25(A)      (long) ((A) * 33554432.0L)
+#define   _IQ24(A)      (long) ((A) * 16777216.0L)
+#define   _IQ23(A)      (long) ((A) * 8388608.0L)
+#define   _IQ22(A)      (long) ((A) * 4194304.0L)
+#define   _IQ21(A)      (long) ((A) * 2097152.0L)
+#define   _IQ20(A)      (long) ((A) * 1048576.0L)
+#define   _IQ19(A)      (long) ((A) * 524288.0L)
+#define   _IQ18(A)      (long) ((A) * 262144.0L)
+#define   _IQ17(A)      (long) ((A) * 131072.0L)
+#define   _IQ16(A)      (long) ((A) * 65536.0L)
+#define   _IQ15(A)      (long) ((A) * 32768.0L)
+#define   _IQ14(A)      (long) ((A) * 16384.0L)
+#define   _IQ13(A)      (long) ((A) * 8192.0L)
+#define   _IQ12(A)      (long) ((A) * 4096.0L)
+#define   _IQ11(A)      (long) ((A) * 2048.0L)
+#define   _IQ10(A)      (long) ((A) * 1024.0L)
+#define   _IQ9(A)       (long) ((A) * 512.0L)
+#define   _IQ8(A)       (long) ((A) * 256.0L)
+#define   _IQ7(A)       (long) ((A) * 128.0L)
+#define   _IQ6(A)       (long) ((A) * 64.0L)
+#define   _IQ5(A)       (long) ((A) * 32.0L)
+#define   _IQ4(A)       (long) ((A) * 16.0L)
+#define   _IQ3(A)       (long) ((A) * 8.0L)
+#define   _IQ2(A)       (long) ((A) * 4.0L)
+#define   _IQ1(A)       (long) ((A) * 2.0L)
+
+#if GLOBAL_Q == 30
+#define   _IQ(A)  _IQ30(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQ(A)  _IQ29(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQ(A)  _IQ28(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQ(A)  _IQ27(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQ(A)  _IQ26(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQ(A)  _IQ25(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQ(A)  _IQ24(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQ(A)  _IQ23(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQ(A)  _IQ22(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQ(A)  _IQ21(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQ(A)  _IQ20(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQ(A)  _IQ19(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQ(A)  _IQ18(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQ(A)  _IQ17(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQ(A)  _IQ16(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQ(A)  _IQ15(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQ(A)  _IQ14(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQ(A)  _IQ13(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQ(A)  _IQ12(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQ(A)  _IQ11(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQ(A)  _IQ10(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQ(A)  _IQ9(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQ(A)  _IQ8(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQ(A)  _IQ7(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQ(A)  _IQ6(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQ(A)  _IQ5(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQ(A)  _IQ4(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQ(A)  _IQ3(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQ(A)  _IQ2(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQ(A)  _IQ1(A)
+#endif
+//---------------------------------------------------------------------------
+extern    float _IQ30toF(long A);
+extern    float _IQ29toF(long A);
+extern    float _IQ28toF(long A);
+extern    float _IQ27toF(long A);
+extern    float _IQ26toF(long A);
+extern    float _IQ25toF(long A);
+extern    float _IQ24toF(long A);
+extern    float _IQ23toF(long A);
+extern    float _IQ22toF(long A);
+extern    float _IQ21toF(long A);
+extern    float _IQ20toF(long A);
+extern    float _IQ19toF(long A);
+extern    float _IQ18toF(long A);
+extern    float _IQ17toF(long A);
+extern    float _IQ16toF(long A);
+extern    float _IQ15toF(long A);
+extern    float _IQ14toF(long A);
+extern    float _IQ13toF(long A);
+extern    float _IQ12toF(long A);
+extern    float _IQ11toF(long A);
+extern    float _IQ10toF(long A);
+extern    float _IQ9toF(long A);
+extern    float _IQ8toF(long A);
+extern    float _IQ7toF(long A);
+extern    float _IQ6toF(long A);
+extern    float _IQ5toF(long A);
+extern    float _IQ4toF(long A);
+extern    float _IQ3toF(long A);
+extern    float _IQ2toF(long A);
+extern    float _IQ1toF(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQtoF(A)  _IQ30toF(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQtoF(A)  _IQ29toF(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQtoF(A)  _IQ28toF(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQtoF(A)  _IQ27toF(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQtoF(A)  _IQ26toF(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQtoF(A)  _IQ25toF(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQtoF(A)  _IQ24toF(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQtoF(A)  _IQ23toF(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQtoF(A)  _IQ22toF(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQtoF(A)  _IQ21toF(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQtoF(A)  _IQ20toF(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQtoF(A)  _IQ19toF(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQtoF(A)  _IQ18toF(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQtoF(A)  _IQ17toF(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQtoF(A)  _IQ16toF(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQtoF(A)  _IQ15toF(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQtoF(A)  _IQ14toF(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQtoF(A)  _IQ13toF(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQtoF(A)  _IQ12toF(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQtoF(A)  _IQ11toF(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQtoF(A)  _IQ10toF(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQtoF(A)  _IQ9toF(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQtoF(A)  _IQ8toF(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQtoF(A)  _IQ7toF(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQtoF(A)  _IQ6toF(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQtoF(A)  _IQ5toF(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQtoF(A)  _IQ4toF(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQtoF(A)  _IQ3toF(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQtoF(A)  _IQ2toF(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQtoF(A)  _IQ1toF(A)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQsat(A, Pos, Neg)  __IQsat(A, Pos, Neg)
+//---------------------------------------------------------------------------
+#define   _IQtoIQ30(A)  ((long) (A) << (30 - GLOBAL_Q))
+#define   _IQ30toIQ(A)  ((long) (A) >> (30 - GLOBAL_Q))
+
+#if (GLOBAL_Q >= 29)
+#define   _IQtoIQ29(A) ((long) (A) >> (GLOBAL_Q - 29))
+#define   _IQ29toIQ(A) ((long) (A) << (GLOBAL_Q - 29))
+#else
+#define   _IQtoIQ29(A) ((long) (A) << (29 - GLOBAL_Q))
+#define   _IQ29toIQ(A) ((long) (A) >> (29 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 28)
+#define   _IQtoIQ28(A) ((long) (A) >> (GLOBAL_Q - 28))
+#define   _IQ28toIQ(A) ((long) (A) << (GLOBAL_Q - 28))
+#else
+#define   _IQtoIQ28(A) ((long) (A) << (28 - GLOBAL_Q))
+#define   _IQ28toIQ(A) ((long) (A) >> (28 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 27)
+#define   _IQtoIQ27(A) ((long) (A) >> (GLOBAL_Q - 27))
+#define   _IQ27toIQ(A) ((long) (A) << (GLOBAL_Q - 27))
+#else
+#define   _IQtoIQ27(A) ((long) (A) << (27 - GLOBAL_Q))
+#define   _IQ27toIQ(A) ((long) (A) >> (27 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 26)
+#define   _IQtoIQ26(A) ((long) (A) >> (GLOBAL_Q - 26))
+#define   _IQ26toIQ(A) ((long) (A) << (GLOBAL_Q - 26))
+#else
+#define   _IQtoIQ26(A) ((long) (A) << (26 - GLOBAL_Q))
+#define   _IQ26toIQ(A) ((long) (A) >> (26 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 25)
+#define   _IQtoIQ25(A) ((long) (A) >> (GLOBAL_Q - 25))
+#define   _IQ25toIQ(A) ((long) (A) << (GLOBAL_Q - 25))
+#else
+#define   _IQtoIQ25(A) ((long) (A) << (25 - GLOBAL_Q))
+#define   _IQ25toIQ(A) ((long) (A) >> (25 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 24)
+#define   _IQtoIQ24(A) ((long) (A) >> (GLOBAL_Q - 24))
+#define   _IQ24toIQ(A) ((long) (A) << (GLOBAL_Q - 24))
+#else
+#define   _IQtoIQ24(A) ((long) (A) << (24 - GLOBAL_Q))
+#define   _IQ24toIQ(A) ((long) (A) >> (24 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 23)
+#define   _IQtoIQ23(A) ((long) (A) >> (GLOBAL_Q - 23))
+#define   _IQ23toIQ(A) ((long) (A) << (GLOBAL_Q - 23))
+#else
+#define   _IQtoIQ23(A) ((long) (A) << (23 - GLOBAL_Q))
+#define   _IQ23toIQ(A) ((long) (A) >> (23 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 22)
+#define   _IQtoIQ22(A) ((long) (A) >> (GLOBAL_Q - 22))
+#define   _IQ22toIQ(A) ((long) (A) << (GLOBAL_Q - 22))
+#else
+#define   _IQtoIQ22(A) ((long) (A) << (22 - GLOBAL_Q))
+#define   _IQ22toIQ(A) ((long) (A) >> (22 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 21)
+#define   _IQtoIQ21(A) ((long) (A) >> (GLOBAL_Q - 21))
+#define   _IQ21toIQ(A) ((long) (A) << (GLOBAL_Q - 21))
+#else
+#define   _IQtoIQ21(A) ((long) (A) << (21 - GLOBAL_Q))
+#define   _IQ21toIQ(A) ((long) (A) >> (21 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 20)
+#define   _IQtoIQ20(A) ((long) (A) >> (GLOBAL_Q - 20))
+#define   _IQ20toIQ(A) ((long) (A) << (GLOBAL_Q - 20))
+#else
+#define   _IQtoIQ20(A) ((long) (A) << (20 - GLOBAL_Q))
+#define   _IQ20toIQ(A) ((long) (A) >> (20 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 19)
+#define   _IQtoIQ19(A) ((long) (A) >> (GLOBAL_Q - 19))
+#define   _IQ19toIQ(A) ((long) (A) << (GLOBAL_Q - 19))
+#else
+#define   _IQtoIQ19(A) ((long) (A) << (19 - GLOBAL_Q))
+#define   _IQ19toIQ(A) ((long) (A) >> (19 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 18)
+#define   _IQtoIQ18(A) ((long) (A) >> (GLOBAL_Q - 18))
+#define   _IQ18toIQ(A) ((long) (A) << (GLOBAL_Q - 18))
+#else
+#define   _IQtoIQ18(A) ((long) (A) << (18 - GLOBAL_Q))
+#define   _IQ18toIQ(A) ((long) (A) >> (18 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 17)
+#define   _IQtoIQ17(A) ((long) (A) >> (GLOBAL_Q - 17))
+#define   _IQ17toIQ(A) ((long) (A) << (GLOBAL_Q - 17))
+#else
+#define   _IQtoIQ17(A) ((long) (A) << (17 - GLOBAL_Q))
+#define   _IQ17toIQ(A) ((long) (A) >> (17 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 16)
+#define   _IQtoIQ16(A) ((long) (A) >> (GLOBAL_Q - 16))
+#define   _IQ16toIQ(A) ((long) (A) << (GLOBAL_Q - 16))
+#else
+#define   _IQtoIQ16(A) ((long) (A) << (16 - GLOBAL_Q))
+#define   _IQ16toIQ(A) ((long) (A) >> (16 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 15)
+#define   _IQtoIQ15(A) ((long) (A) >> (GLOBAL_Q - 15))
+#define   _IQ15toIQ(A) ((long) (A) << (GLOBAL_Q - 15))
+#define   _IQtoQ15(A)  ((long) (A) >> (GLOBAL_Q - 15))
+#define   _Q15toIQ(A)  ((long) (A) << (GLOBAL_Q - 15))
+#else
+#define   _IQtoIQ15(A) ((long) (A) << (15 - GLOBAL_Q))
+#define   _IQ15toIQ(A) ((long) (A) >> (15 - GLOBAL_Q))
+#define   _IQtoQ15(A)  ((long) (A) << (15 - GLOBAL_Q))
+#define   _Q15toIQ(A)  ((long) (A) >> (15 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 14)
+#define   _IQtoIQ14(A) ((long) (A) >> (GLOBAL_Q - 14))
+#define   _IQ14toIQ(A) ((long) (A) << (GLOBAL_Q - 14))
+#define   _IQtoQ14(A)  ((long) (A) >> (GLOBAL_Q - 14))
+#define   _Q14toIQ(A)  ((long) (A) << (GLOBAL_Q - 14))
+#else
+#define   _IQtoIQ14(A) ((long) (A) << (14 - GLOBAL_Q))
+#define   _IQ14toIQ(A) ((long) (A) >> (14 - GLOBAL_Q))
+#define   _IQtoQ14(A)  ((long) (A) << (14 - GLOBAL_Q))
+#define   _Q14toIQ(A)  ((long) (A) >> (14 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 13)
+#define   _IQtoIQ13(A) ((long) (A) >> (GLOBAL_Q - 13))
+#define   _IQ13toIQ(A) ((long) (A) << (GLOBAL_Q - 13))
+#define   _IQtoQ13(A)  ((long) (A) >> (GLOBAL_Q - 13))
+#define   _Q13toIQ(A)  ((long) (A) << (GLOBAL_Q - 13))
+#else
+#define   _IQtoIQ13(A) ((long) (A) << (13 - GLOBAL_Q))
+#define   _IQ13toIQ(A) ((long) (A) >> (13 - GLOBAL_Q))
+#define   _IQtoQ13(A)  ((long) (A) << (13 - GLOBAL_Q))
+#define   _Q13toIQ(A)  ((long) (A) >> (13 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 12)
+#define   _IQtoIQ12(A) ((long) (A) >> (GLOBAL_Q - 12))
+#define   _IQ12toIQ(A) ((long) (A) << (GLOBAL_Q - 12))
+#define   _IQtoQ12(A)  ((long) (A) >> (GLOBAL_Q - 12))
+#define   _Q12toIQ(A)  ((long) (A) << (GLOBAL_Q - 12))
+#else
+#define   _IQtoIQ12(A) ((long) (A) << (12 - GLOBAL_Q))
+#define   _IQ12toIQ(A) ((long) (A) >> (12 - GLOBAL_Q))
+#define   _IQtoQ12(A)  ((long) (A) << (12 - GLOBAL_Q))
+#define   _Q12toIQ(A)  ((long) (A) >> (12 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 11)
+#define   _IQtoIQ11(A) ((long) (A) >> (GLOBAL_Q - 11))
+#define   _IQ11toIQ(A) ((long) (A) << (GLOBAL_Q - 11))
+#define   _IQtoQ11(A)  ((long) (A) >> (GLOBAL_Q - 11))
+#define   _Q11toIQ(A)  ((long) (A) << (GLOBAL_Q - 11))
+#else
+#define   _IQtoIQ11(A) ((long) (A) << (11 - GLOBAL_Q))
+#define   _IQ11toIQ(A) ((long) (A) >> (11 - GLOBAL_Q))
+#define   _IQtoQ11(A)  ((long) (A) << (11 - GLOBAL_Q))
+#define   _Q11toIQ(A)  ((long) (A) >> (11 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 10)
+#define   _IQtoIQ10(A) ((long) (A) >> (GLOBAL_Q - 10))
+#define   _IQ10toIQ(A) ((long) (A) << (GLOBAL_Q - 10))
+#define   _IQtoQ10(A)  ((long) (A) >> (GLOBAL_Q - 10))
+#define   _Q10toIQ(A)  ((long) (A) << (GLOBAL_Q - 10))
+#else
+#define   _IQtoIQ10(A) ((long) (A) << (10 - GLOBAL_Q))
+#define   _IQ10toIQ(A) ((long) (A) >> (10 - GLOBAL_Q))
+#define   _IQtoQ10(A)  ((long) (A) << (10 - GLOBAL_Q))
+#define   _Q10toIQ(A)  ((long) (A) >> (10 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 9)
+#define   _IQtoIQ9(A) ((long) (A) >> (GLOBAL_Q - 9))
+#define   _IQ9toIQ(A) ((long) (A) << (GLOBAL_Q - 9))
+#define   _IQtoQ9(A)  ((long) (A) >> (GLOBAL_Q - 9))
+#define   _Q9toIQ(A)  ((long) (A) << (GLOBAL_Q - 9))
+#else
+#define   _IQtoIQ9(A) ((long) (A) << (9 - GLOBAL_Q))
+#define   _IQ9toIQ(A) ((long) (A) >> (9 - GLOBAL_Q))
+#define   _IQtoQ9(A)  ((long) (A) << (9 - GLOBAL_Q))
+#define   _Q9toIQ(A)  ((long) (A) >> (9 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 8)
+#define   _IQtoIQ8(A) ((long) (A) >> (GLOBAL_Q - 8))
+#define   _IQ8toIQ(A) ((long) (A) << (GLOBAL_Q - 8))
+#define   _IQtoQ8(A)  ((long) (A) >> (GLOBAL_Q - 8))
+#define   _Q8toIQ(A)  ((long) (A) << (GLOBAL_Q - 8))
+#else
+#define   _IQtoIQ8(A) ((long) (A) << (8 - GLOBAL_Q))
+#define   _IQ8toIQ(A) ((long) (A) >> (8 - GLOBAL_Q))
+#define   _IQtoQ8(A)  ((long) (A) << (8 - GLOBAL_Q))
+#define   _Q8toIQ(A)  ((long) (A) >> (8 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 7)
+#define   _IQtoIQ7(A) ((long) (A) >> (GLOBAL_Q - 7))
+#define   _IQ7toIQ(A) ((long) (A) << (GLOBAL_Q - 7))
+#define   _IQtoQ7(A)  ((long) (A) >> (GLOBAL_Q - 7))
+#define   _Q7toIQ(A)  ((long) (A) << (GLOBAL_Q - 7))
+#else
+#define   _IQtoIQ7(A) ((long) (A) << (7 - GLOBAL_Q))
+#define   _IQ7toIQ(A) ((long) (A) >> (7 - GLOBAL_Q))
+#define   _IQtoQ7(A)  ((long) (A) << (7 - GLOBAL_Q))
+#define   _Q7toIQ(A)  ((long) (A) >> (7 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 6)
+#define   _IQtoIQ6(A) ((long) (A) >> (GLOBAL_Q - 6))
+#define   _IQ6toIQ(A) ((long) (A) << (GLOBAL_Q - 6))
+#define   _IQtoQ6(A)  ((long) (A) >> (GLOBAL_Q - 6))
+#define   _Q6toIQ(A)  ((long) (A) << (GLOBAL_Q - 6))
+#else
+#define   _IQtoIQ6(A) ((long) (A) << (6 - GLOBAL_Q))
+#define   _IQ6toIQ(A) ((long) (A) >> (6 - GLOBAL_Q))
+#define   _IQtoQ6(A)  ((long) (A) << (6 - GLOBAL_Q))
+#define   _Q6toIQ(A)  ((long) (A) >> (6 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 5)
+#define   _IQtoIQ5(A) ((long) (A) >> (GLOBAL_Q - 5))
+#define   _IQ5toIQ(A) ((long) (A) << (GLOBAL_Q - 5))
+#define   _IQtoQ5(A)  ((long) (A) >> (GLOBAL_Q - 5))
+#define   _Q5toIQ(A)  ((long) (A) << (GLOBAL_Q - 5))
+#else
+#define   _IQtoIQ5(A) ((long) (A) << (5 - GLOBAL_Q))
+#define   _IQ5toIQ(A) ((long) (A) >> (5 - GLOBAL_Q))
+#define   _IQtoQ5(A)  ((long) (A) << (5 - GLOBAL_Q))
+#define   _Q5toIQ(A)  ((long) (A) >> (5 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 4)
+#define   _IQtoIQ4(A) ((long) (A) >> (GLOBAL_Q - 4))
+#define   _IQ4toIQ(A) ((long) (A) << (GLOBAL_Q - 4))
+#define   _IQtoQ4(A)  ((long) (A) >> (GLOBAL_Q - 4))
+#define   _Q4toIQ(A)  ((long) (A) << (GLOBAL_Q - 4))
+#else
+#define   _IQtoIQ4(A) ((long) (A) << (4 - GLOBAL_Q))
+#define   _IQ4toIQ(A) ((long) (A) >> (4 - GLOBAL_Q))
+#define   _IQtoQ4(A)  ((long) (A) << (4 - GLOBAL_Q))
+#define   _Q4toIQ(A)  ((long) (A) >> (4 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 3)
+#define   _IQtoIQ3(A) ((long) (A) >> (GLOBAL_Q - 3))
+#define   _IQ3toIQ(A) ((long) (A) << (GLOBAL_Q - 3))
+#define   _IQtoQ3(A)  ((long) (A) >> (GLOBAL_Q - 3))
+#define   _Q3toIQ(A)  ((long) (A) << (GLOBAL_Q - 3))
+#else
+#define   _IQtoIQ3(A) ((long) (A) << (3 - GLOBAL_Q))
+#define   _IQ3toIQ(A) ((long) (A) >> (3 - GLOBAL_Q))
+#define   _IQtoQ3(A)  ((long) (A) << (3 - GLOBAL_Q))
+#define   _Q3toIQ(A)  ((long) (A) >> (3 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 2)
+#define   _IQtoIQ2(A) ((long) (A) >> (GLOBAL_Q - 2))
+#define   _IQ2toIQ(A) ((long) (A) << (GLOBAL_Q - 2))
+#define   _IQtoQ2(A)  ((long) (A) >> (GLOBAL_Q - 2))
+#define   _Q2toIQ(A)  ((long) (A) << (GLOBAL_Q - 2))
+#else
+#define   _IQtoIQ2(A) ((long) (A) << (2 - GLOBAL_Q))
+#define   _IQ2toIQ(A) ((long) (A) >> (2 - GLOBAL_Q))
+#define   _IQtoQ2(A)  ((long) (A) << (2 - GLOBAL_Q))
+#define   _Q2toIQ(A)  ((long) (A) >> (2 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 1)
+#define   _IQtoQ1(A)  ((long) (A) >> (GLOBAL_Q - 1))
+#define   _Q1toIQ(A)  ((long) (A) << (GLOBAL_Q - 1))
+#else
+#define   _IQtoQ1(A)  ((long) (A) << (1 - GLOBAL_Q))
+#define   _Q1toIQ(A)  ((long) (A) >> (1 - GLOBAL_Q))
+#endif
+
+#define   _IQtoIQ1(A)   ((long) (A) >> (GLOBAL_Q - 1))
+#define   _IQ1toIQ(A)   ((long) (A) << (GLOBAL_Q - 1))
+//---------------------------------------------------------------------------
+#define   _IQmpy(A,B)    __IQmpy(A,B,GLOBAL_Q)
+#define   _IQ30mpy(A,B)  __IQmpy(A,B,30)
+#define   _IQ29mpy(A,B)  __IQmpy(A,B,29)
+#define   _IQ28mpy(A,B)  __IQmpy(A,B,28)
+#define   _IQ27mpy(A,B)  __IQmpy(A,B,27)
+#define   _IQ26mpy(A,B)  __IQmpy(A,B,26)
+#define   _IQ25mpy(A,B)  __IQmpy(A,B,25)
+#define   _IQ24mpy(A,B)  __IQmpy(A,B,24)
+#define   _IQ23mpy(A,B)  __IQmpy(A,B,23)
+#define   _IQ22mpy(A,B)  __IQmpy(A,B,22)
+#define   _IQ21mpy(A,B)  __IQmpy(A,B,21)
+#define   _IQ20mpy(A,B)  __IQmpy(A,B,20)
+#define   _IQ19mpy(A,B)  __IQmpy(A,B,19)
+#define   _IQ18mpy(A,B)  __IQmpy(A,B,18)
+#define   _IQ17mpy(A,B)  __IQmpy(A,B,17)
+#define   _IQ16mpy(A,B)  __IQmpy(A,B,16)
+#define   _IQ15mpy(A,B)  __IQmpy(A,B,15)
+#define   _IQ14mpy(A,B)  __IQmpy(A,B,14)
+#define   _IQ13mpy(A,B)  __IQmpy(A,B,13)
+#define   _IQ12mpy(A,B)  __IQmpy(A,B,12)
+#define   _IQ11mpy(A,B)  __IQmpy(A,B,11)
+#define   _IQ10mpy(A,B)  __IQmpy(A,B,10)
+#define   _IQ9mpy(A,B)   __IQmpy(A,B,9)
+#define   _IQ8mpy(A,B)   __IQmpy(A,B,8)
+#define   _IQ7mpy(A,B)   __IQmpy(A,B,7)
+#define   _IQ6mpy(A,B)   __IQmpy(A,B,6)
+#define   _IQ5mpy(A,B)   __IQmpy(A,B,5)
+#define   _IQ4mpy(A,B)   __IQmpy(A,B,4)
+#define   _IQ3mpy(A,B)   __IQmpy(A,B,3)
+#define   _IQ2mpy(A,B)   __IQmpy(A,B,2)
+#define   _IQ1mpy(A,B)   __IQmpy(A,B,1)
+//---------------------------------------------------------------------------
+extern    long _IQ30rmpy(long A, long B);
+extern    long _IQ29rmpy(long A, long B);
+extern    long _IQ28rmpy(long A, long B);
+extern    long _IQ27rmpy(long A, long B);
+extern    long _IQ26rmpy(long A, long B);
+extern    long _IQ25rmpy(long A, long B);
+extern    long _IQ24rmpy(long A, long B);
+extern    long _IQ23rmpy(long A, long B);
+extern    long _IQ22rmpy(long A, long B);
+extern    long _IQ21rmpy(long A, long B);
+extern    long _IQ20rmpy(long A, long B);
+extern    long _IQ19rmpy(long A, long B);
+extern    long _IQ18rmpy(long A, long B);
+extern    long _IQ17rmpy(long A, long B);
+extern    long _IQ16rmpy(long A, long B);
+extern    long _IQ15rmpy(long A, long B);
+extern    long _IQ14rmpy(long A, long B);
+extern    long _IQ13rmpy(long A, long B);
+extern    long _IQ12rmpy(long A, long B);
+extern    long _IQ11rmpy(long A, long B);
+extern    long _IQ10rmpy(long A, long B);
+extern    long _IQ9rmpy(long A, long B);
+extern    long _IQ8rmpy(long A, long B);
+extern    long _IQ7rmpy(long A, long B);
+extern    long _IQ6rmpy(long A, long B);
+extern    long _IQ5rmpy(long A, long B);
+extern    long _IQ4rmpy(long A, long B);
+extern    long _IQ3rmpy(long A, long B);
+extern    long _IQ2rmpy(long A, long B);
+extern    long _IQ1rmpy(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQrmpy(A,B)  _IQ30rmpy(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQrmpy(A,B)  _IQ29rmpy(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQrmpy(A,B)  _IQ28rmpy(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQrmpy(A,B)  _IQ27rmpy(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQrmpy(A,B)  _IQ26rmpy(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQrmpy(A,B)  _IQ25rmpy(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQrmpy(A,B)  _IQ24rmpy(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQrmpy(A,B)  _IQ23rmpy(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQrmpy(A,B)  _IQ22rmpy(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQrmpy(A,B)  _IQ21rmpy(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQrmpy(A,B)  _IQ20rmpy(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQrmpy(A,B)  _IQ19rmpy(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQrmpy(A,B)  _IQ18rmpy(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQrmpy(A,B)  _IQ17rmpy(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQrmpy(A,B)  _IQ16rmpy(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQrmpy(A,B)  _IQ15rmpy(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQrmpy(A,B)  _IQ14rmpy(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQrmpy(A,B)  _IQ13rmpy(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQrmpy(A,B)  _IQ12rmpy(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQrmpy(A,B)  _IQ11rmpy(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQrmpy(A,B)  _IQ10rmpy(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQrmpy(A,B)  _IQ9rmpy(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQrmpy(A,B)  _IQ8rmpy(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQrmpy(A,B)  _IQ7rmpy(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQrmpy(A,B)  _IQ6rmpy(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQrmpy(A,B)  _IQ5rmpy(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQrmpy(A,B)  _IQ4rmpy(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQrmpy(A,B)  _IQ3rmpy(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQrmpy(A,B)  _IQ2rmpy(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQrmpy(A,B)  _IQ1rmpy(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30rsmpy(long A, long B);
+extern    long _IQ29rsmpy(long A, long B);
+extern    long _IQ28rsmpy(long A, long B);
+extern    long _IQ27rsmpy(long A, long B);
+extern    long _IQ26rsmpy(long A, long B);
+extern    long _IQ25rsmpy(long A, long B);
+extern    long _IQ24rsmpy(long A, long B);
+extern    long _IQ23rsmpy(long A, long B);
+extern    long _IQ22rsmpy(long A, long B);
+extern    long _IQ21rsmpy(long A, long B);
+extern    long _IQ20rsmpy(long A, long B);
+extern    long _IQ19rsmpy(long A, long B);
+extern    long _IQ18rsmpy(long A, long B);
+extern    long _IQ17rsmpy(long A, long B);
+extern    long _IQ16rsmpy(long A, long B);
+extern    long _IQ15rsmpy(long A, long B);
+extern    long _IQ14rsmpy(long A, long B);
+extern    long _IQ13rsmpy(long A, long B);
+extern    long _IQ12rsmpy(long A, long B);
+extern    long _IQ11rsmpy(long A, long B);
+extern    long _IQ10rsmpy(long A, long B);
+extern    long _IQ9rsmpy(long A, long B);
+extern    long _IQ8rsmpy(long A, long B);
+extern    long _IQ7rsmpy(long A, long B);
+extern    long _IQ6rsmpy(long A, long B);
+extern    long _IQ5rsmpy(long A, long B);
+extern    long _IQ4rsmpy(long A, long B);
+extern    long _IQ3rsmpy(long A, long B);
+extern    long _IQ2rsmpy(long A, long B);
+extern    long _IQ1rsmpy(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQrsmpy(A,B)  _IQ30rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQrsmpy(A,B)  _IQ29rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQrsmpy(A,B)  _IQ28rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQrsmpy(A,B)  _IQ27rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQrsmpy(A,B)  _IQ26rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQrsmpy(A,B)  _IQ25rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQrsmpy(A,B)  _IQ24rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQrsmpy(A,B)  _IQ23rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQrsmpy(A,B)  _IQ22rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQrsmpy(A,B)  _IQ21rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQrsmpy(A,B)  _IQ20rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQrsmpy(A,B)  _IQ19rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQrsmpy(A,B)  _IQ18rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQrsmpy(A,B)  _IQ17rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQrsmpy(A,B)  _IQ16rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQrsmpy(A,B)  _IQ15rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQrsmpy(A,B)  _IQ14rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQrsmpy(A,B)  _IQ13rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQrsmpy(A,B)  _IQ12rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQrsmpy(A,B)  _IQ11rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQrsmpy(A,B)  _IQ10rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQrsmpy(A,B)  _IQ9rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQrsmpy(A,B)  _IQ8rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQrsmpy(A,B)  _IQ7rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQrsmpy(A,B)  _IQ6rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQrsmpy(A,B)  _IQ5rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQrsmpy(A,B)  _IQ4rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQrsmpy(A,B)  _IQ3rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQrsmpy(A,B)  _IQ2rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQrsmpy(A,B)  _IQ1rsmpy(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30div(long A, long B);
+extern    long _IQ29div(long A, long B);
+extern    long _IQ28div(long A, long B);
+extern    long _IQ27div(long A, long B);
+extern    long _IQ26div(long A, long B);
+extern    long _IQ25div(long A, long B);
+extern    long _IQ24div(long A, long B);
+extern    long _IQ23div(long A, long B);
+extern    long _IQ22div(long A, long B);
+extern    long _IQ21div(long A, long B);
+extern    long _IQ20div(long A, long B);
+extern    long _IQ19div(long A, long B);
+extern    long _IQ18div(long A, long B);
+extern    long _IQ17div(long A, long B);
+extern    long _IQ16div(long A, long B);
+extern    long _IQ15div(long A, long B);
+extern    long _IQ14div(long A, long B);
+extern    long _IQ13div(long A, long B);
+extern    long _IQ12div(long A, long B);
+extern    long _IQ11div(long A, long B);
+extern    long _IQ10div(long A, long B);
+extern    long _IQ9div(long A, long B);
+extern    long _IQ8div(long A, long B);
+extern    long _IQ7div(long A, long B);
+extern    long _IQ6div(long A, long B);
+extern    long _IQ5div(long A, long B);
+extern    long _IQ4div(long A, long B);
+extern    long _IQ3div(long A, long B);
+extern    long _IQ2div(long A, long B);
+extern    long _IQ1div(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQdiv(A,B)  _IQ30div(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQdiv(A,B)  _IQ29div(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQdiv(A,B)  _IQ28div(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQdiv(A,B)  _IQ27div(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQdiv(A,B)  _IQ26div(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQdiv(A,B)  _IQ25div(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQdiv(A,B)  _IQ24div(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQdiv(A,B)  _IQ23div(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQdiv(A,B)  _IQ22div(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQdiv(A,B)  _IQ21div(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQdiv(A,B)  _IQ20div(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQdiv(A,B)  _IQ19div(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQdiv(A,B)  _IQ18div(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQdiv(A,B)  _IQ17div(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQdiv(A,B)  _IQ16div(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQdiv(A,B)  _IQ15div(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQdiv(A,B)  _IQ14div(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQdiv(A,B)  _IQ13div(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQdiv(A,B)  _IQ12div(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQdiv(A,B)  _IQ11div(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQdiv(A,B)  _IQ10div(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQdiv(A,B)  _IQ9div(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQdiv(A,B)  _IQ8div(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQdiv(A,B)  _IQ7div(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQdiv(A,B)  _IQ6div(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQdiv(A,B)  _IQ5div(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQdiv(A,B)  _IQ4div(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQdiv(A,B)  _IQ3div(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQdiv(A,B)  _IQ2div(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQdiv(A,B)  _IQ1div(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sin(long A);
+extern    long _IQ29sin(long A);
+extern    long _IQ28sin(long A);
+extern    long _IQ27sin(long A);
+extern    long _IQ26sin(long A);
+extern    long _IQ25sin(long A);
+extern    long _IQ24sin(long A);
+extern    long _IQ23sin(long A);
+extern    long _IQ22sin(long A);
+extern    long _IQ21sin(long A);
+extern    long _IQ20sin(long A);
+extern    long _IQ19sin(long A);
+extern    long _IQ18sin(long A);
+extern    long _IQ17sin(long A);
+extern    long _IQ16sin(long A);
+extern    long _IQ15sin(long A);
+extern    long _IQ14sin(long A);
+extern    long _IQ13sin(long A);
+extern    long _IQ12sin(long A);
+extern    long _IQ11sin(long A);
+extern    long _IQ10sin(long A);
+extern    long _IQ9sin(long A);
+extern    long _IQ8sin(long A);
+extern    long _IQ7sin(long A);
+extern    long _IQ6sin(long A);
+extern    long _IQ5sin(long A);
+extern    long _IQ4sin(long A);
+extern    long _IQ3sin(long A);
+extern    long _IQ2sin(long A);
+extern    long _IQ1sin(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsin(A)  _IQ30sin(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsin(A)  _IQ29sin(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsin(A)  _IQ28sin(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsin(A)  _IQ27sin(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsin(A)  _IQ26sin(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsin(A)  _IQ25sin(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsin(A)  _IQ24sin(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsin(A)  _IQ23sin(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsin(A)  _IQ22sin(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsin(A)  _IQ21sin(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsin(A)  _IQ20sin(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsin(A)  _IQ19sin(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsin(A)  _IQ18sin(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsin(A)  _IQ17sin(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsin(A)  _IQ16sin(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsin(A)  _IQ15sin(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsin(A)  _IQ14sin(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsin(A)  _IQ13sin(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsin(A)  _IQ12sin(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsin(A)  _IQ11sin(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsin(A)  _IQ10sin(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsin(A)  _IQ9sin(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsin(A)  _IQ8sin(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsin(A)  _IQ7sin(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsin(A)  _IQ6sin(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsin(A)  _IQ5sin(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsin(A)  _IQ4sin(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsin(A)  _IQ3sin(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsin(A)  _IQ2sin(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsin(A)  _IQ1sin(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sinPU(long A);
+extern    long _IQ29sinPU(long A);
+extern    long _IQ28sinPU(long A);
+extern    long _IQ27sinPU(long A);
+extern    long _IQ26sinPU(long A);
+extern    long _IQ25sinPU(long A);
+extern    long _IQ24sinPU(long A);
+extern    long _IQ23sinPU(long A);
+extern    long _IQ22sinPU(long A);
+extern    long _IQ21sinPU(long A);
+extern    long _IQ20sinPU(long A);
+extern    long _IQ19sinPU(long A);
+extern    long _IQ18sinPU(long A);
+extern    long _IQ17sinPU(long A);
+extern    long _IQ16sinPU(long A);
+extern    long _IQ15sinPU(long A);
+extern    long _IQ14sinPU(long A);
+extern    long _IQ13sinPU(long A);
+extern    long _IQ12sinPU(long A);
+extern    long _IQ11sinPU(long A);
+extern    long _IQ10sinPU(long A);
+extern    long _IQ9sinPU(long A);
+extern    long _IQ8sinPU(long A);
+extern    long _IQ7sinPU(long A);
+extern    long _IQ6sinPU(long A);
+extern    long _IQ5sinPU(long A);
+extern    long _IQ4sinPU(long A);
+extern    long _IQ3sinPU(long A);
+extern    long _IQ2sinPU(long A);
+extern    long _IQ1sinPU(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsinPU(A)  _IQ30sinPU(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsinPU(A)  _IQ29sinPU(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsinPU(A)  _IQ28sinPU(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsinPU(A)  _IQ27sinPU(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsinPU(A)  _IQ26sinPU(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsinPU(A)  _IQ25sinPU(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsinPU(A)  _IQ24sinPU(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsinPU(A)  _IQ23sinPU(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsinPU(A)  _IQ22sinPU(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsinPU(A)  _IQ21sinPU(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsinPU(A)  _IQ20sinPU(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsinPU(A)  _IQ19sinPU(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsinPU(A)  _IQ18sinPU(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsinPU(A)  _IQ17sinPU(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsinPU(A)  _IQ16sinPU(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsinPU(A)  _IQ15sinPU(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsinPU(A)  _IQ14sinPU(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsinPU(A)  _IQ13sinPU(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsinPU(A)  _IQ12sinPU(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsinPU(A)  _IQ11sinPU(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsinPU(A)  _IQ10sinPU(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsinPU(A)  _IQ9sinPU(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsinPU(A)  _IQ8sinPU(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsinPU(A)  _IQ7sinPU(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsinPU(A)  _IQ6sinPU(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsinPU(A)  _IQ5sinPU(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsinPU(A)  _IQ4sinPU(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsinPU(A)  _IQ3sinPU(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsinPU(A)  _IQ2sinPU(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsinPU(A)  _IQ1sinPU(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30asin(long A);
+extern    long _IQ29asin(long A);
+extern    long _IQ28asin(long A);
+extern    long _IQ27asin(long A);
+extern    long _IQ26asin(long A);
+extern    long _IQ25asin(long A);
+extern    long _IQ24asin(long A);
+extern    long _IQ23asin(long A);
+extern    long _IQ22asin(long A);
+extern    long _IQ21asin(long A);
+extern    long _IQ20asin(long A);
+extern    long _IQ19asin(long A);
+extern    long _IQ18asin(long A);
+extern    long _IQ17asin(long A);
+extern    long _IQ16asin(long A);
+extern    long _IQ15asin(long A);
+extern    long _IQ14asin(long A);
+extern    long _IQ13asin(long A);
+extern    long _IQ12asin(long A);
+extern    long _IQ11asin(long A);
+extern    long _IQ10asin(long A);
+extern    long _IQ9asin(long A);
+extern    long _IQ8asin(long A);
+extern    long _IQ7asin(long A);
+extern    long _IQ6asin(long A);
+extern    long _IQ5asin(long A);
+extern    long _IQ4asin(long A);
+extern    long _IQ3asin(long A);
+extern    long _IQ2asin(long A);
+extern    long _IQ1asin(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQasin(A)  _IQ30asin(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQasin(A)  _IQ29asin(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQasin(A)  _IQ28asin(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQasin(A)  _IQ27asin(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQasin(A)  _IQ26asin(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQasin(A)  _IQ25asin(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQasin(A)  _IQ24asin(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQasin(A)  _IQ23asin(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQasin(A)  _IQ22asin(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQasin(A)  _IQ21asin(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQasin(A)  _IQ20asin(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQasin(A)  _IQ19asin(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQasin(A)  _IQ18asin(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQasin(A)  _IQ17asin(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQasin(A)  _IQ16asin(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQasin(A)  _IQ15asin(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQasin(A)  _IQ14asin(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQasin(A)  _IQ13asin(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQasin(A)  _IQ12asin(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQasin(A)  _IQ11asin(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQasin(A)  _IQ10asin(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQasin(A)  _IQ9asin(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQasin(A)  _IQ8asin(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQasin(A)  _IQ7asin(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQasin(A)  _IQ6asin(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQasin(A)  _IQ5asin(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQasin(A)  _IQ4asin(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQasin(A)  _IQ3asin(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQasin(A)  _IQ2asin(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQasin(A)  _IQ1asin(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30cos(long A);
+extern    long _IQ29cos(long A);
+extern    long _IQ28cos(long A);
+extern    long _IQ27cos(long A);
+extern    long _IQ26cos(long A);
+extern    long _IQ25cos(long A);
+extern    long _IQ24cos(long A);
+extern    long _IQ23cos(long A);
+extern    long _IQ22cos(long A);
+extern    long _IQ21cos(long A);
+extern    long _IQ20cos(long A);
+extern    long _IQ19cos(long A);
+extern    long _IQ18cos(long A);
+extern    long _IQ17cos(long A);
+extern    long _IQ16cos(long A);
+extern    long _IQ15cos(long A);
+extern    long _IQ14cos(long A);
+extern    long _IQ13cos(long A);
+extern    long _IQ12cos(long A);
+extern    long _IQ11cos(long A);
+extern    long _IQ10cos(long A);
+extern    long _IQ9cos(long A);
+extern    long _IQ8cos(long A);
+extern    long _IQ7cos(long A);
+extern    long _IQ6cos(long A);
+extern    long _IQ5cos(long A);
+extern    long _IQ4cos(long A);
+extern    long _IQ3cos(long A);
+extern    long _IQ2cos(long A);
+extern    long _IQ1cos(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQcos(A)  _IQ30cos(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQcos(A)  _IQ29cos(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQcos(A)  _IQ28cos(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQcos(A)  _IQ27cos(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQcos(A)  _IQ26cos(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQcos(A)  _IQ25cos(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQcos(A)  _IQ24cos(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQcos(A)  _IQ23cos(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQcos(A)  _IQ22cos(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQcos(A)  _IQ21cos(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQcos(A)  _IQ20cos(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQcos(A)  _IQ19cos(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQcos(A)  _IQ18cos(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQcos(A)  _IQ17cos(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQcos(A)  _IQ16cos(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQcos(A)  _IQ15cos(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQcos(A)  _IQ14cos(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQcos(A)  _IQ13cos(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQcos(A)  _IQ12cos(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQcos(A)  _IQ11cos(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQcos(A)  _IQ10cos(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQcos(A)  _IQ9cos(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQcos(A)  _IQ8cos(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQcos(A)  _IQ7cos(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQcos(A)  _IQ6cos(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQcos(A)  _IQ5cos(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQcos(A)  _IQ4cos(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQcos(A)  _IQ3cos(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQcos(A)  _IQ2cos(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQcos(A)  _IQ1cos(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30cosPU(long A);
+extern    long _IQ29cosPU(long A);
+extern    long _IQ28cosPU(long A);
+extern    long _IQ27cosPU(long A);
+extern    long _IQ26cosPU(long A);
+extern    long _IQ25cosPU(long A);
+extern    long _IQ24cosPU(long A);
+extern    long _IQ23cosPU(long A);
+extern    long _IQ22cosPU(long A);
+extern    long _IQ21cosPU(long A);
+extern    long _IQ20cosPU(long A);
+extern    long _IQ19cosPU(long A);
+extern    long _IQ18cosPU(long A);
+extern    long _IQ17cosPU(long A);
+extern    long _IQ16cosPU(long A);
+extern    long _IQ15cosPU(long A);
+extern    long _IQ14cosPU(long A);
+extern    long _IQ13cosPU(long A);
+extern    long _IQ12cosPU(long A);
+extern    long _IQ11cosPU(long A);
+extern    long _IQ10cosPU(long A);
+extern    long _IQ9cosPU(long A);
+extern    long _IQ8cosPU(long A);
+extern    long _IQ7cosPU(long A);
+extern    long _IQ6cosPU(long A);
+extern    long _IQ5cosPU(long A);
+extern    long _IQ4cosPU(long A);
+extern    long _IQ3cosPU(long A);
+extern    long _IQ2cosPU(long A);
+extern    long _IQ1cosPU(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQcosPU(A)  _IQ30cosPU(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQcosPU(A)  _IQ29cosPU(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQcosPU(A)  _IQ28cosPU(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQcosPU(A)  _IQ27cosPU(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQcosPU(A)  _IQ26cosPU(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQcosPU(A)  _IQ25cosPU(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQcosPU(A)  _IQ24cosPU(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQcosPU(A)  _IQ23cosPU(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQcosPU(A)  _IQ22cosPU(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQcosPU(A)  _IQ21cosPU(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQcosPU(A)  _IQ20cosPU(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQcosPU(A)  _IQ19cosPU(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQcosPU(A)  _IQ18cosPU(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQcosPU(A)  _IQ17cosPU(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQcosPU(A)  _IQ16cosPU(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQcosPU(A)  _IQ15cosPU(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQcosPU(A)  _IQ14cosPU(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQcosPU(A)  _IQ13cosPU(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQcosPU(A)  _IQ12cosPU(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQcosPU(A)  _IQ11cosPU(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQcosPU(A)  _IQ10cosPU(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQcosPU(A)  _IQ9cosPU(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQcosPU(A)  _IQ8cosPU(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQcosPU(A)  _IQ7cosPU(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQcosPU(A)  _IQ6cosPU(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQcosPU(A)  _IQ5cosPU(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQcosPU(A)  _IQ4cosPU(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQcosPU(A)  _IQ3cosPU(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQcosPU(A)  _IQ2cosPU(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQcosPU(A)  _IQ1cosPU(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30acos(long A);
+extern    long _IQ29acos(long A);
+extern    long _IQ28acos(long A);
+extern    long _IQ27acos(long A);
+extern    long _IQ26acos(long A);
+extern    long _IQ25acos(long A);
+extern    long _IQ24acos(long A);
+extern    long _IQ23acos(long A);
+extern    long _IQ22acos(long A);
+extern    long _IQ21acos(long A);
+extern    long _IQ20acos(long A);
+extern    long _IQ19acos(long A);
+extern    long _IQ18acos(long A);
+extern    long _IQ17acos(long A);
+extern    long _IQ16acos(long A);
+extern    long _IQ15acos(long A);
+extern    long _IQ14acos(long A);
+extern    long _IQ13acos(long A);
+extern    long _IQ12acos(long A);
+extern    long _IQ11acos(long A);
+extern    long _IQ10acos(long A);
+extern    long _IQ9acos(long A);
+extern    long _IQ8acos(long A);
+extern    long _IQ7acos(long A);
+extern    long _IQ6acos(long A);
+extern    long _IQ5acos(long A);
+extern    long _IQ4acos(long A);
+extern    long _IQ3acos(long A);
+extern    long _IQ2acos(long A);
+extern    long _IQ1acos(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQacos(A)  _IQ30acos(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQacos(A)  _IQ29acos(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQacos(A)  _IQ28acos(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQacos(A)  _IQ27acos(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQacos(A)  _IQ26acos(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQacos(A)  _IQ25acos(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQacos(A)  _IQ24acos(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQacos(A)  _IQ23acos(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQacos(A)  _IQ22acos(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQacos(A)  _IQ21acos(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQacos(A)  _IQ20acos(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQacos(A)  _IQ19acos(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQacos(A)  _IQ18acos(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQacos(A)  _IQ17acos(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQacos(A)  _IQ16acos(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQacos(A)  _IQ15acos(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQacos(A)  _IQ14acos(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQacos(A)  _IQ13acos(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQacos(A)  _IQ12acos(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQacos(A)  _IQ11acos(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQacos(A)  _IQ10acos(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQacos(A)  _IQ9acos(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQacos(A)  _IQ8acos(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQacos(A)  _IQ7acos(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQacos(A)  _IQ6acos(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQacos(A)  _IQ5acos(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQacos(A)  _IQ4acos(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQacos(A)  _IQ3acos(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQacos(A)  _IQ2acos(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQacos(A)  _IQ1acos(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30atan2(long A, long B);
+extern    long _IQ29atan2(long A, long B);
+extern    long _IQ28atan2(long A, long B);
+extern    long _IQ27atan2(long A, long B);
+extern    long _IQ26atan2(long A, long B);
+extern    long _IQ25atan2(long A, long B);
+extern    long _IQ24atan2(long A, long B);
+extern    long _IQ23atan2(long A, long B);
+extern    long _IQ22atan2(long A, long B);
+extern    long _IQ21atan2(long A, long B);
+extern    long _IQ20atan2(long A, long B);
+extern    long _IQ19atan2(long A, long B);
+extern    long _IQ18atan2(long A, long B);
+extern    long _IQ17atan2(long A, long B);
+extern    long _IQ16atan2(long A, long B);
+extern    long _IQ15atan2(long A, long B);
+extern    long _IQ14atan2(long A, long B);
+extern    long _IQ13atan2(long A, long B);
+extern    long _IQ12atan2(long A, long B);
+extern    long _IQ11atan2(long A, long B);
+extern    long _IQ10atan2(long A, long B);
+extern    long _IQ9atan2(long A, long B);
+extern    long _IQ8atan2(long A, long B);
+extern    long _IQ7atan2(long A, long B);
+extern    long _IQ6atan2(long A, long B);
+extern    long _IQ5atan2(long A, long B);
+extern    long _IQ4atan2(long A, long B);
+extern    long _IQ3atan2(long A, long B);
+extern    long _IQ2atan2(long A, long B);
+extern    long _IQ1atan2(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQatan2(A,B)  _IQ30atan2(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan2(A,B)  _IQ29atan2(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan2(A,B)  _IQ28atan2(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan2(A,B)  _IQ27atan2(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan2(A,B)  _IQ26atan2(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan2(A,B)  _IQ25atan2(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan2(A,B)  _IQ24atan2(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan2(A,B)  _IQ23atan2(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan2(A,B)  _IQ22atan2(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan2(A,B)  _IQ21atan2(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan2(A,B)  _IQ20atan2(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan2(A,B)  _IQ19atan2(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan2(A,B)  _IQ18atan2(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan2(A,B)  _IQ17atan2(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan2(A,B)  _IQ16atan2(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan2(A,B)  _IQ15atan2(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan2(A,B)  _IQ14atan2(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan2(A,B)  _IQ13atan2(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan2(A,B)  _IQ12atan2(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan2(A,B)  _IQ11atan2(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan2(A,B)  _IQ10atan2(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan2(A,B)  _IQ9atan2(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan2(A,B)  _IQ8atan2(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan2(A,B)  _IQ7atan2(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan2(A,B)  _IQ6atan2(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan2(A,B)  _IQ5atan2(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan2(A,B)  _IQ4atan2(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan2(A,B)  _IQ3atan2(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan2(A,B)  _IQ2atan2(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan2(A,B)  _IQ1atan2(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30atan2PU(long A, long B);
+extern    long _IQ29atan2PU(long A, long B);
+extern    long _IQ28atan2PU(long A, long B);
+extern    long _IQ27atan2PU(long A, long B);
+extern    long _IQ26atan2PU(long A, long B);
+extern    long _IQ25atan2PU(long A, long B);
+extern    long _IQ24atan2PU(long A, long B);
+extern    long _IQ23atan2PU(long A, long B);
+extern    long _IQ22atan2PU(long A, long B);
+extern    long _IQ21atan2PU(long A, long B);
+extern    long _IQ20atan2PU(long A, long B);
+extern    long _IQ19atan2PU(long A, long B);
+extern    long _IQ18atan2PU(long A, long B);
+extern    long _IQ17atan2PU(long A, long B);
+extern    long _IQ16atan2PU(long A, long B);
+extern    long _IQ15atan2PU(long A, long B);
+extern    long _IQ14atan2PU(long A, long B);
+extern    long _IQ13atan2PU(long A, long B);
+extern    long _IQ12atan2PU(long A, long B);
+extern    long _IQ11atan2PU(long A, long B);
+extern    long _IQ10atan2PU(long A, long B);
+extern    long _IQ9atan2PU(long A, long B);
+extern    long _IQ8atan2PU(long A, long B);
+extern    long _IQ7atan2PU(long A, long B);
+extern    long _IQ6atan2PU(long A, long B);
+extern    long _IQ5atan2PU(long A, long B);
+extern    long _IQ4atan2PU(long A, long B);
+extern    long _IQ3atan2PU(long A, long B);
+extern    long _IQ2atan2PU(long A, long B);
+extern    long _IQ1atan2PU(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQatan2PU(A,B)  _IQ30atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan2PU(A,B)  _IQ29atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan2PU(A,B)  _IQ28atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan2PU(A,B)  _IQ27atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan2PU(A,B)  _IQ26atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan2PU(A,B)  _IQ25atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan2PU(A,B)  _IQ24atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan2PU(A,B)  _IQ23atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan2PU(A,B)  _IQ22atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan2PU(A,B)  _IQ21atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan2PU(A,B)  _IQ20atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan2PU(A,B)  _IQ19atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan2PU(A,B)  _IQ18atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan2PU(A,B)  _IQ17atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan2PU(A,B)  _IQ16atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan2PU(A,B)  _IQ15atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan2PU(A,B)  _IQ14atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan2PU(A,B)  _IQ13atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan2PU(A,B)  _IQ12atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan2PU(A,B)  _IQ11atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan2PU(A,B)  _IQ10atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan2PU(A,B)  _IQ9atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan2PU(A,B)  _IQ8atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan2PU(A,B)  _IQ7atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan2PU(A,B)  _IQ6atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan2PU(A,B)  _IQ5atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan2PU(A,B)  _IQ4atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan2PU(A,B)  _IQ3atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan2PU(A,B)  _IQ2atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan2PU(A,B)  _IQ1atan2PU(A,B)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQ30atan(A)  _IQ30atan2(A,_IQ30(1.0))
+#define   _IQ29atan(A)  _IQ29atan2(A,_IQ29(1.0))
+#define   _IQ28atan(A)  _IQ28atan2(A,_IQ28(1.0))
+#define   _IQ27atan(A)  _IQ27atan2(A,_IQ27(1.0))
+#define   _IQ26atan(A)  _IQ26atan2(A,_IQ26(1.0))
+#define   _IQ25atan(A)  _IQ25atan2(A,_IQ25(1.0))
+#define   _IQ24atan(A)  _IQ24atan2(A,_IQ24(1.0))
+#define   _IQ23atan(A)  _IQ23atan2(A,_IQ23(1.0))
+#define   _IQ22atan(A)  _IQ22atan2(A,_IQ22(1.0))
+#define   _IQ21atan(A)  _IQ21atan2(A,_IQ21(1.0))
+#define   _IQ20atan(A)  _IQ20atan2(A,_IQ20(1.0))
+#define   _IQ19atan(A)  _IQ19atan2(A,_IQ19(1.0))
+#define   _IQ18atan(A)  _IQ18atan2(A,_IQ18(1.0))
+#define   _IQ17atan(A)  _IQ17atan2(A,_IQ17(1.0))
+#define   _IQ16atan(A)  _IQ16atan2(A,_IQ16(1.0))
+#define   _IQ15atan(A)  _IQ15atan2(A,_IQ15(1.0))
+#define   _IQ14atan(A)  _IQ14atan2(A,_IQ14(1.0))
+#define   _IQ13atan(A)  _IQ13atan2(A,_IQ13(1.0))
+#define   _IQ12atan(A)  _IQ12atan2(A,_IQ12(1.0))
+#define   _IQ11atan(A)  _IQ11atan2(A,_IQ11(1.0))
+#define   _IQ10atan(A)  _IQ10atan2(A,_IQ10(1.0))
+#define   _IQ9atan(A)   _IQ9atan2(A,_IQ9(1.0))
+#define   _IQ8atan(A)   _IQ8atan2(A,_IQ8(1.0))
+#define   _IQ7atan(A)   _IQ7atan2(A,_IQ7(1.0))
+#define   _IQ6atan(A)   _IQ6atan2(A,_IQ6(1.0))
+#define   _IQ5atan(A)   _IQ5atan2(A,_IQ5(1.0))
+#define   _IQ4atan(A)   _IQ4atan2(A,_IQ4(1.0))
+#define   _IQ3atan(A)   _IQ3atan2(A,_IQ3(1.0))
+#define   _IQ2atan(A)   _IQ2atan2(A,_IQ2(1.0))
+#define   _IQ1atan(A)   _IQ1atan2(A,_IQ1(1.0))
+#if GLOBAL_Q == 30
+#define   _IQatan(A)  _IQ30atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan(A)  _IQ29atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan(A)  _IQ28atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan(A)  _IQ27atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan(A)  _IQ26atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan(A)  _IQ25atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan(A)  _IQ24atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan(A)  _IQ23atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan(A)  _IQ22atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan(A)  _IQ21atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan(A)  _IQ20atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan(A)  _IQ19atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan(A)  _IQ18atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan(A)  _IQ17atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan(A)  _IQ16atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan(A)  _IQ15atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan(A)  _IQ14atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan(A)  _IQ13atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan(A)  _IQ12atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan(A)  _IQ11atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan(A)  _IQ10atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan(A)  _IQ9atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan(A)  _IQ8atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan(A)  _IQ7atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan(A)  _IQ6atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan(A)  _IQ5atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan(A)  _IQ4atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan(A)  _IQ3atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan(A)  _IQ2atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan(A)  _IQ1atan2(A,_IQ(1.0))
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sqrt(long A);
+extern    long _IQ29sqrt(long A);
+extern    long _IQ28sqrt(long A);
+extern    long _IQ27sqrt(long A);
+extern    long _IQ26sqrt(long A);
+extern    long _IQ25sqrt(long A);
+extern    long _IQ24sqrt(long A);
+extern    long _IQ23sqrt(long A);
+extern    long _IQ22sqrt(long A);
+extern    long _IQ21sqrt(long A);
+extern    long _IQ20sqrt(long A);
+extern    long _IQ19sqrt(long A);
+extern    long _IQ18sqrt(long A);
+extern    long _IQ17sqrt(long A);
+extern    long _IQ16sqrt(long A);
+extern    long _IQ15sqrt(long A);
+extern    long _IQ14sqrt(long A);
+extern    long _IQ13sqrt(long A);
+extern    long _IQ12sqrt(long A);
+extern    long _IQ11sqrt(long A);
+extern    long _IQ10sqrt(long A);
+extern    long _IQ9sqrt(long A);
+extern    long _IQ8sqrt(long A);
+extern    long _IQ7sqrt(long A);
+extern    long _IQ6sqrt(long A);
+extern    long _IQ5sqrt(long A);
+extern    long _IQ4sqrt(long A);
+extern    long _IQ3sqrt(long A);
+extern    long _IQ2sqrt(long A);
+extern    long _IQ1sqrt(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsqrt(A)  _IQ30sqrt(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsqrt(A)  _IQ29sqrt(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsqrt(A)  _IQ28sqrt(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsqrt(A)  _IQ27sqrt(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsqrt(A)  _IQ26sqrt(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsqrt(A)  _IQ25sqrt(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsqrt(A)  _IQ24sqrt(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsqrt(A)  _IQ23sqrt(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsqrt(A)  _IQ22sqrt(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsqrt(A)  _IQ21sqrt(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsqrt(A)  _IQ20sqrt(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsqrt(A)  _IQ19sqrt(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsqrt(A)  _IQ18sqrt(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsqrt(A)  _IQ17sqrt(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsqrt(A)  _IQ16sqrt(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsqrt(A)  _IQ15sqrt(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsqrt(A)  _IQ14sqrt(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsqrt(A)  _IQ13sqrt(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsqrt(A)  _IQ12sqrt(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsqrt(A)  _IQ11sqrt(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsqrt(A)  _IQ10sqrt(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsqrt(A)  _IQ9sqrt(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsqrt(A)  _IQ8sqrt(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsqrt(A)  _IQ7sqrt(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsqrt(A)  _IQ6sqrt(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsqrt(A)  _IQ5sqrt(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsqrt(A)  _IQ4sqrt(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsqrt(A)  _IQ3sqrt(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsqrt(A)  _IQ2sqrt(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsqrt(A)  _IQ1sqrt(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30isqrt(long A);
+extern    long _IQ29isqrt(long A);
+extern    long _IQ28isqrt(long A);
+extern    long _IQ27isqrt(long A);
+extern    long _IQ26isqrt(long A);
+extern    long _IQ25isqrt(long A);
+extern    long _IQ24isqrt(long A);
+extern    long _IQ23isqrt(long A);
+extern    long _IQ22isqrt(long A);
+extern    long _IQ21isqrt(long A);
+extern    long _IQ20isqrt(long A);
+extern    long _IQ19isqrt(long A);
+extern    long _IQ18isqrt(long A);
+extern    long _IQ17isqrt(long A);
+extern    long _IQ16isqrt(long A);
+extern    long _IQ15isqrt(long A);
+extern    long _IQ14isqrt(long A);
+extern    long _IQ13isqrt(long A);
+extern    long _IQ12isqrt(long A);
+extern    long _IQ11isqrt(long A);
+extern    long _IQ10isqrt(long A);
+extern    long _IQ9isqrt(long A);
+extern    long _IQ8isqrt(long A);
+extern    long _IQ7isqrt(long A);
+extern    long _IQ6isqrt(long A);
+extern    long _IQ5isqrt(long A);
+extern    long _IQ4isqrt(long A);
+extern    long _IQ3isqrt(long A);
+extern    long _IQ2isqrt(long A);
+extern    long _IQ1isqrt(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQisqrt(A)  _IQ30isqrt(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQisqrt(A)  _IQ29isqrt(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQisqrt(A)  _IQ28isqrt(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQisqrt(A)  _IQ27isqrt(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQisqrt(A)  _IQ26isqrt(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQisqrt(A)  _IQ25isqrt(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQisqrt(A)  _IQ24isqrt(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQisqrt(A)  _IQ23isqrt(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQisqrt(A)  _IQ22isqrt(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQisqrt(A)  _IQ21isqrt(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQisqrt(A)  _IQ20isqrt(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQisqrt(A)  _IQ19isqrt(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQisqrt(A)  _IQ18isqrt(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQisqrt(A)  _IQ17isqrt(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQisqrt(A)  _IQ16isqrt(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQisqrt(A)  _IQ15isqrt(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQisqrt(A)  _IQ14isqrt(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQisqrt(A)  _IQ13isqrt(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQisqrt(A)  _IQ12isqrt(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQisqrt(A)  _IQ11isqrt(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQisqrt(A)  _IQ10isqrt(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQisqrt(A)  _IQ9isqrt(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQisqrt(A)  _IQ8isqrt(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQisqrt(A)  _IQ7isqrt(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQisqrt(A)  _IQ6isqrt(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQisqrt(A)  _IQ5isqrt(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQisqrt(A)  _IQ4isqrt(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQisqrt(A)  _IQ3isqrt(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQisqrt(A)  _IQ2isqrt(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQisqrt(A)  _IQ1isqrt(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30exp(long A);
+extern    long _IQ29exp(long A);
+extern    long _IQ28exp(long A);
+extern    long _IQ27exp(long A);
+extern    long _IQ26exp(long A);
+extern    long _IQ25exp(long A);
+extern    long _IQ24exp(long A);
+extern    long _IQ23exp(long A);
+extern    long _IQ22exp(long A);
+extern    long _IQ21exp(long A);
+extern    long _IQ20exp(long A);
+extern    long _IQ19exp(long A);
+extern    long _IQ18exp(long A);
+extern    long _IQ17exp(long A);
+extern    long _IQ16exp(long A);
+extern    long _IQ15exp(long A);
+extern    long _IQ14exp(long A);
+extern    long _IQ13exp(long A);
+extern    long _IQ12exp(long A);
+extern    long _IQ11exp(long A);
+extern    long _IQ10exp(long A);
+extern    long _IQ9exp(long A);
+extern    long _IQ8exp(long A);
+extern    long _IQ7exp(long A);
+extern    long _IQ6exp(long A);
+extern    long _IQ5exp(long A);
+extern    long _IQ4exp(long A);
+extern    long _IQ3exp(long A);
+extern    long _IQ2exp(long A);
+extern    long _IQ1exp(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQexp(A)  _IQ30exp(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQexp(A)  _IQ29exp(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQexp(A)  _IQ28exp(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQexp(A)  _IQ27exp(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQexp(A)  _IQ26exp(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQexp(A)  _IQ25exp(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQexp(A)  _IQ24exp(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQexp(A)  _IQ23exp(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQexp(A)  _IQ22exp(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQexp(A)  _IQ21exp(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQexp(A)  _IQ20exp(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQexp(A)  _IQ19exp(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQexp(A)  _IQ18exp(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQexp(A)  _IQ17exp(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQexp(A)  _IQ16exp(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQexp(A)  _IQ15exp(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQexp(A)  _IQ14exp(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQexp(A)  _IQ13exp(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQexp(A)  _IQ12exp(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQexp(A)  _IQ11exp(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQexp(A)  _IQ10exp(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQexp(A)  _IQ9exp(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQexp(A)  _IQ8exp(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQexp(A)  _IQ7exp(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQexp(A)  _IQ6exp(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQexp(A)  _IQ5exp(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQexp(A)  _IQ4exp(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQexp(A)  _IQ3exp(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQexp(A)  _IQ2exp(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQexp(A)  _IQ1exp(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30int(long A);
+extern    long _IQ29int(long A);
+extern    long _IQ28int(long A);
+extern    long _IQ27int(long A);
+extern    long _IQ26int(long A);
+extern    long _IQ25int(long A);
+extern    long _IQ24int(long A);
+extern    long _IQ23int(long A);
+extern    long _IQ22int(long A);
+extern    long _IQ21int(long A);
+extern    long _IQ20int(long A);
+extern    long _IQ19int(long A);
+extern    long _IQ18int(long A);
+extern    long _IQ17int(long A);
+extern    long _IQ16int(long A);
+extern    long _IQ15int(long A);
+extern    long _IQ14int(long A);
+extern    long _IQ13int(long A);
+extern    long _IQ12int(long A);
+extern    long _IQ11int(long A);
+extern    long _IQ10int(long A);
+extern    long _IQ9int(long A);
+extern    long _IQ8int(long A);
+extern    long _IQ7int(long A);
+extern    long _IQ6int(long A);
+extern    long _IQ5int(long A);
+extern    long _IQ4int(long A);
+extern    long _IQ3int(long A);
+extern    long _IQ2int(long A);
+extern    long _IQ1int(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQint(A)  _IQ30int(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQint(A)  _IQ29int(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQint(A)  _IQ28int(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQint(A)  _IQ27int(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQint(A)  _IQ26int(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQint(A)  _IQ25int(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQint(A)  _IQ24int(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQint(A)  _IQ23int(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQint(A)  _IQ22int(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQint(A)  _IQ21int(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQint(A)  _IQ20int(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQint(A)  _IQ19int(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQint(A)  _IQ18int(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQint(A)  _IQ17int(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQint(A)  _IQ16int(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQint(A)  _IQ15int(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQint(A)  _IQ14int(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQint(A)  _IQ13int(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQint(A)  _IQ12int(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQint(A)  _IQ11int(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQint(A)  _IQ10int(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQint(A)  _IQ9int(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQint(A)  _IQ8int(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQint(A)  _IQ7int(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQint(A)  _IQ6int(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQint(A)  _IQ5int(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQint(A)  _IQ4int(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQint(A)  _IQ3int(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQint(A)  _IQ2int(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQint(A)  _IQ1int(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30frac(long A);
+extern    long _IQ29frac(long A);
+extern    long _IQ28frac(long A);
+extern    long _IQ27frac(long A);
+extern    long _IQ26frac(long A);
+extern    long _IQ25frac(long A);
+extern    long _IQ24frac(long A);
+extern    long _IQ23frac(long A);
+extern    long _IQ22frac(long A);
+extern    long _IQ21frac(long A);
+extern    long _IQ20frac(long A);
+extern    long _IQ19frac(long A);
+extern    long _IQ18frac(long A);
+extern    long _IQ17frac(long A);
+extern    long _IQ16frac(long A);
+extern    long _IQ15frac(long A);
+extern    long _IQ14frac(long A);
+extern    long _IQ13frac(long A);
+extern    long _IQ12frac(long A);
+extern    long _IQ11frac(long A);
+extern    long _IQ10frac(long A);
+extern    long _IQ9frac(long A);
+extern    long _IQ8frac(long A);
+extern    long _IQ7frac(long A);
+extern    long _IQ6frac(long A);
+extern    long _IQ5frac(long A);
+extern    long _IQ4frac(long A);
+extern    long _IQ3frac(long A);
+extern    long _IQ2frac(long A);
+extern    long _IQ1frac(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQfrac(A)  _IQ30frac(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQfrac(A)  _IQ29frac(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQfrac(A)  _IQ28frac(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQfrac(A)  _IQ27frac(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQfrac(A)  _IQ26frac(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQfrac(A)  _IQ25frac(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQfrac(A)  _IQ24frac(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQfrac(A)  _IQ23frac(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQfrac(A)  _IQ22frac(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQfrac(A)  _IQ21frac(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQfrac(A)  _IQ20frac(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQfrac(A)  _IQ19frac(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQfrac(A)  _IQ18frac(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQfrac(A)  _IQ17frac(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQfrac(A)  _IQ16frac(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQfrac(A)  _IQ15frac(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQfrac(A)  _IQ14frac(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQfrac(A)  _IQ13frac(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQfrac(A)  _IQ12frac(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQfrac(A)  _IQ11frac(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQfrac(A)  _IQ10frac(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQfrac(A)  _IQ9frac(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQfrac(A)  _IQ8frac(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQfrac(A)  _IQ7frac(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQfrac(A)  _IQ6frac(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQfrac(A)  _IQ5frac(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQfrac(A)  _IQ4frac(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQfrac(A)  _IQ3frac(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQfrac(A)  _IQ2frac(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQfrac(A)  _IQ1frac(A)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQmpyIQX(A, IQA, B, IQB)    __IQxmpy(A, B, (GLOBAL_Q + 32 - IQA - IQB))
+#define   _IQ30mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (30 + 32 - IQA - IQB))
+#define   _IQ29mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (29 + 32 - IQA - IQB))
+#define   _IQ28mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (28 + 32 - IQA - IQB))
+#define   _IQ27mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (27 + 32 - IQA - IQB))
+#define   _IQ26mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (26 + 32 - IQA - IQB))
+#define   _IQ25mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (25 + 32 - IQA - IQB))
+#define   _IQ24mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (24 + 32 - IQA - IQB))
+#define   _IQ23mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (23 + 32 - IQA - IQB))
+#define   _IQ22mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (22 + 32 - IQA - IQB))
+#define   _IQ21mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (21 + 32 - IQA - IQB))
+#define   _IQ20mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (20 + 32 - IQA - IQB))
+#define   _IQ19mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (19 + 32 - IQA - IQB))
+#define   _IQ18mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (18 + 32 - IQA - IQB))
+#define   _IQ17mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (17 + 32 - IQA - IQB))
+#define   _IQ16mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (16 + 32 - IQA - IQB))
+#define   _IQ15mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (15 + 32 - IQA - IQB))
+#define   _IQ14mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (14 + 32 - IQA - IQB))
+#define   _IQ13mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (13 + 32 - IQA - IQB))
+#define   _IQ12mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (12 + 32 - IQA - IQB))
+#define   _IQ11mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (11 + 32 - IQA - IQB))
+#define   _IQ10mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (10 + 32 - IQA - IQB))
+#define   _IQ9mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (9 + 32 - IQA - IQB))
+#define   _IQ8mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (8 + 32 - IQA - IQB))
+#define   _IQ7mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (7 + 32 - IQA - IQB))
+#define   _IQ6mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (6 + 32 - IQA - IQB))
+#define   _IQ5mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (5 + 32 - IQA - IQB))
+#define   _IQ4mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (4 + 32 - IQA - IQB))
+#define   _IQ3mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (3 + 32 - IQA - IQB))
+#define   _IQ2mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (2 + 32 - IQA - IQB))
+#define   _IQ1mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (1 + 32 - IQA - IQB))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32(A,B)    ((A)*(B))
+#define   _IQ30mpyI32(A,B)  ((A)*(B))
+#define   _IQ29mpyI32(A,B)  ((A)*(B))
+#define   _IQ28mpyI32(A,B)  ((A)*(B))
+#define   _IQ27mpyI32(A,B)  ((A)*(B))
+#define   _IQ26mpyI32(A,B)  ((A)*(B))
+#define   _IQ25mpyI32(A,B)  ((A)*(B))
+#define   _IQ24mpyI32(A,B)  ((A)*(B))
+#define   _IQ23mpyI32(A,B)  ((A)*(B))
+#define   _IQ22mpyI32(A,B)  ((A)*(B))
+#define   _IQ21mpyI32(A,B)  ((A)*(B))
+#define   _IQ20mpyI32(A,B)  ((A)*(B))
+#define   _IQ19mpyI32(A,B)  ((A)*(B))
+#define   _IQ18mpyI32(A,B)  ((A)*(B))
+#define   _IQ17mpyI32(A,B)  ((A)*(B))
+#define   _IQ16mpyI32(A,B)  ((A)*(B))
+#define   _IQ15mpyI32(A,B)  ((A)*(B))
+#define   _IQ14mpyI32(A,B)  ((A)*(B))
+#define   _IQ13mpyI32(A,B)  ((A)*(B))
+#define   _IQ12mpyI32(A,B)  ((A)*(B))
+#define   _IQ11mpyI32(A,B)  ((A)*(B))
+#define   _IQ10mpyI32(A,B)  ((A)*(B))
+#define   _IQ9mpyI32(A,B)   ((A)*(B))
+#define   _IQ8mpyI32(A,B)   ((A)*(B))
+#define   _IQ7mpyI32(A,B)   ((A)*(B))
+#define   _IQ6mpyI32(A,B)   ((A)*(B))
+#define   _IQ5mpyI32(A,B)   ((A)*(B))
+#define   _IQ4mpyI32(A,B)   ((A)*(B))
+#define   _IQ3mpyI32(A,B)   ((A)*(B))
+#define   _IQ2mpyI32(A,B)   ((A)*(B))
+#define   _IQ1mpyI32(A,B)   ((A)*(B))
+//---------------------------------------------------------------------------
+extern    long _IQ30mpyI32int(long A, long B);
+extern    long _IQ29mpyI32int(long A, long B);
+extern    long _IQ28mpyI32int(long A, long B);
+extern    long _IQ27mpyI32int(long A, long B);
+extern    long _IQ26mpyI32int(long A, long B);
+extern    long _IQ25mpyI32int(long A, long B);
+extern    long _IQ24mpyI32int(long A, long B);
+extern    long _IQ23mpyI32int(long A, long B);
+extern    long _IQ22mpyI32int(long A, long B);
+extern    long _IQ21mpyI32int(long A, long B);
+extern    long _IQ20mpyI32int(long A, long B);
+extern    long _IQ19mpyI32int(long A, long B);
+extern    long _IQ18mpyI32int(long A, long B);
+extern    long _IQ17mpyI32int(long A, long B);
+extern    long _IQ16mpyI32int(long A, long B);
+extern    long _IQ15mpyI32int(long A, long B);
+extern    long _IQ14mpyI32int(long A, long B);
+extern    long _IQ13mpyI32int(long A, long B);
+extern    long _IQ12mpyI32int(long A, long B);
+extern    long _IQ11mpyI32int(long A, long B);
+extern    long _IQ10mpyI32int(long A, long B);
+extern    long _IQ9mpyI32int(long A, long B);
+extern    long _IQ8mpyI32int(long A, long B);
+extern    long _IQ7mpyI32int(long A, long B);
+extern    long _IQ6mpyI32int(long A, long B);
+extern    long _IQ5mpyI32int(long A, long B);
+extern    long _IQ4mpyI32int(long A, long B);
+extern    long _IQ3mpyI32int(long A, long B);
+extern    long _IQ2mpyI32int(long A, long B);
+extern    long _IQ1mpyI32int(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmpyI32int(A, B)  _IQ30mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmpyI32int(A, B)  _IQ29mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmpyI32int(A, B)  _IQ28mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmpyI32int(A, B)  _IQ27mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmpyI32int(A, B)  _IQ26mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmpyI32int(A, B)  _IQ25mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmpyI32int(A, B)  _IQ24mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmpyI32int(A, B)  _IQ23mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmpyI32int(A, B)  _IQ22mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmpyI32int(A, B)  _IQ21mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmpyI32int(A, B)  _IQ20mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmpyI32int(A, B)  _IQ19mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmpyI32int(A, B)  _IQ18mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmpyI32int(A, B)  _IQ17mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmpyI32int(A, B)  _IQ16mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmpyI32int(A, B)  _IQ15mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmpyI32int(A, B)  _IQ14mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmpyI32int(A, B)  _IQ13mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmpyI32int(A, B)  _IQ12mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmpyI32int(A, B)  _IQ11mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmpyI32int(A, B)  _IQ10mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmpyI32int(A, B)  _IQ9mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmpyI32int(A, B)  _IQ8mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmpyI32int(A, B)  _IQ7mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmpyI32int(A, B)  _IQ6mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmpyI32int(A, B)  _IQ5mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmpyI32int(A, B)  _IQ4mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmpyI32int(A, B)  _IQ3mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmpyI32int(A, B)  _IQ2mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmpyI32int(A, B)  _IQ1mpyI32int(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30mpyI32frac(long A, long B);
+extern    long _IQ29mpyI32frac(long A, long B);
+extern    long _IQ28mpyI32frac(long A, long B);
+extern    long _IQ27mpyI32frac(long A, long B);
+extern    long _IQ26mpyI32frac(long A, long B);
+extern    long _IQ25mpyI32frac(long A, long B);
+extern    long _IQ24mpyI32frac(long A, long B);
+extern    long _IQ23mpyI32frac(long A, long B);
+extern    long _IQ22mpyI32frac(long A, long B);
+extern    long _IQ21mpyI32frac(long A, long B);
+extern    long _IQ20mpyI32frac(long A, long B);
+extern    long _IQ19mpyI32frac(long A, long B);
+extern    long _IQ18mpyI32frac(long A, long B);
+extern    long _IQ17mpyI32frac(long A, long B);
+extern    long _IQ16mpyI32frac(long A, long B);
+extern    long _IQ15mpyI32frac(long A, long B);
+extern    long _IQ14mpyI32frac(long A, long B);
+extern    long _IQ13mpyI32frac(long A, long B);
+extern    long _IQ12mpyI32frac(long A, long B);
+extern    long _IQ11mpyI32frac(long A, long B);
+extern    long _IQ10mpyI32frac(long A, long B);
+extern    long _IQ9mpyI32frac(long A, long B);
+extern    long _IQ8mpyI32frac(long A, long B);
+extern    long _IQ7mpyI32frac(long A, long B);
+extern    long _IQ6mpyI32frac(long A, long B);
+extern    long _IQ5mpyI32frac(long A, long B);
+extern    long _IQ4mpyI32frac(long A, long B);
+extern    long _IQ3mpyI32frac(long A, long B);
+extern    long _IQ2mpyI32frac(long A, long B);
+extern    long _IQ1mpyI32frac(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmpyI32frac(A, B)  _IQ30mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmpyI32frac(A, B)  _IQ29mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmpyI32frac(A, B)  _IQ28mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmpyI32frac(A, B)  _IQ27mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmpyI32frac(A, B)  _IQ26mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmpyI32frac(A, B)  _IQ25mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmpyI32frac(A, B)  _IQ24mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmpyI32frac(A, B)  _IQ23mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmpyI32frac(A, B)  _IQ22mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmpyI32frac(A, B)  _IQ21mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmpyI32frac(A, B)  _IQ20mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmpyI32frac(A, B)  _IQ19mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmpyI32frac(A, B)  _IQ18mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmpyI32frac(A, B)  _IQ17mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmpyI32frac(A, B)  _IQ16mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmpyI32frac(A, B)  _IQ15mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmpyI32frac(A, B)  _IQ14mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmpyI32frac(A, B)  _IQ13mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmpyI32frac(A, B)  _IQ12mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmpyI32frac(A, B)  _IQ11mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmpyI32frac(A, B)  _IQ10mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmpyI32frac(A, B)  _IQ9mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmpyI32frac(A, B)  _IQ8mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmpyI32frac(A, B)  _IQ7mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmpyI32frac(A, B)  _IQ6mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmpyI32frac(A, B)  _IQ5mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmpyI32frac(A, B)  _IQ4mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmpyI32frac(A, B)  _IQ3mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmpyI32frac(A, B)  _IQ2mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmpyI32frac(A, B)  _IQ1mpyI32frac(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30mag(long A, long B);
+extern    long _IQ29mag(long A, long B);
+extern    long _IQ28mag(long A, long B);
+extern    long _IQ27mag(long A, long B);
+extern    long _IQ26mag(long A, long B);
+extern    long _IQ25mag(long A, long B);
+extern    long _IQ24mag(long A, long B);
+extern    long _IQ23mag(long A, long B);
+extern    long _IQ22mag(long A, long B);
+extern    long _IQ21mag(long A, long B);
+extern    long _IQ20mag(long A, long B);
+extern    long _IQ19mag(long A, long B);
+extern    long _IQ18mag(long A, long B);
+extern    long _IQ17mag(long A, long B);
+extern    long _IQ16mag(long A, long B);
+extern    long _IQ15mag(long A, long B);
+extern    long _IQ14mag(long A, long B);
+extern    long _IQ13mag(long A, long B);
+extern    long _IQ12mag(long A, long B);
+extern    long _IQ11mag(long A, long B);
+extern    long _IQ10mag(long A, long B);
+extern    long _IQ9mag(long A, long B);
+extern    long _IQ8mag(long A, long B);
+extern    long _IQ7mag(long A, long B);
+extern    long _IQ6mag(long A, long B);
+extern    long _IQ5mag(long A, long B);
+extern    long _IQ4mag(long A, long B);
+extern    long _IQ3mag(long A, long B);
+extern    long _IQ2mag(long A, long B);
+extern    long _IQ1mag(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmag(A, B)  _IQ30mag(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmag(A, B)  _IQ29mag(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmag(A, B)  _IQ28mag(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmag(A, B)  _IQ27mag(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmag(A, B)  _IQ26mag(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmag(A, B)  _IQ25mag(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmag(A, B)  _IQ24mag(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmag(A, B)  _IQ23mag(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmag(A, B)  _IQ22mag(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmag(A, B)  _IQ21mag(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmag(A, B)  _IQ20mag(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmag(A, B)  _IQ19mag(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmag(A, B)  _IQ18mag(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmag(A, B)  _IQ17mag(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmag(A, B)  _IQ16mag(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmag(A, B)  _IQ15mag(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmag(A, B)  _IQ14mag(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmag(A, B)  _IQ13mag(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmag(A, B)  _IQ12mag(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmag(A, B)  _IQ11mag(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmag(A, B)  _IQ10mag(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmag(A, B)  _IQ9mag(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmag(A, B)  _IQ8mag(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmag(A, B)  _IQ7mag(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmag(A, B)  _IQ6mag(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmag(A, B)  _IQ5mag(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmag(A, B)  _IQ4mag(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmag(A, B)  _IQ3mag(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmag(A, B)  _IQ2mag(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmag(A, B)  _IQ1mag(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _atoIQN(const char *A, long q_value);
+#define   _atoIQ(A)    _atoIQN(A, GLOBAL_Q)
+#define   _atoIQ30(A)  _atoIQN(A, 30)
+#define   _atoIQ29(A)  _atoIQN(A, 29)
+#define   _atoIQ28(A)  _atoIQN(A, 28)
+#define   _atoIQ27(A)  _atoIQN(A, 27)
+#define   _atoIQ26(A)  _atoIQN(A, 26)
+#define   _atoIQ25(A)  _atoIQN(A, 25)
+#define   _atoIQ24(A)  _atoIQN(A, 24)
+#define   _atoIQ23(A)  _atoIQN(A, 23)
+#define   _atoIQ22(A)  _atoIQN(A, 22)
+#define   _atoIQ21(A)  _atoIQN(A, 21)
+#define   _atoIQ20(A)  _atoIQN(A, 20)
+#define   _atoIQ19(A)  _atoIQN(A, 19)
+#define   _atoIQ18(A)  _atoIQN(A, 18)
+#define   _atoIQ17(A)  _atoIQN(A, 17)
+#define   _atoIQ16(A)  _atoIQN(A, 16)
+#define   _atoIQ15(A)  _atoIQN(A, 15)
+#define   _atoIQ14(A)  _atoIQN(A, 14)
+#define   _atoIQ13(A)  _atoIQN(A, 13)
+#define   _atoIQ12(A)  _atoIQN(A, 12)
+#define   _atoIQ11(A)  _atoIQN(A, 11)
+#define   _atoIQ10(A)  _atoIQN(A, 10)
+#define   _atoIQ9(A)   _atoIQN(A, 9)
+#define   _atoIQ8(A)   _atoIQN(A, 8)
+#define   _atoIQ7(A)   _atoIQN(A, 7)
+#define   _atoIQ6(A)   _atoIQN(A, 6)
+#define   _atoIQ5(A)   _atoIQN(A, 5)
+#define   _atoIQ4(A)   _atoIQN(A, 4)
+#define   _atoIQ3(A)   _atoIQN(A, 3)
+#define   _atoIQ2(A)   _atoIQN(A, 2)
+#define   _atoIQ1(A)   _atoIQN(A, 1)
+//---------------------------------------------------------------------------
+extern    int __IQNtoa(char *A, const char *B, long C, int D);
+extern    int _IQ30toa(char *A, const char *B, long C);
+extern    int _IQ29toa(char *A, const char *B, long C);
+extern    int _IQ28toa(char *A, const char *B, long C);
+extern    int _IQ27toa(char *A, const char *B, long C);
+extern    int _IQ26toa(char *A, const char *B, long C);
+extern    int _IQ25toa(char *A, const char *B, long C);
+extern    int _IQ24toa(char *A, const char *B, long C);
+extern    int _IQ23toa(char *A, const char *B, long C);
+extern    int _IQ22toa(char *A, const char *B, long C);
+extern    int _IQ21toa(char *A, const char *B, long C);
+extern    int _IQ20toa(char *A, const char *B, long C);
+extern    int _IQ19toa(char *A, const char *B, long C);
+extern    int _IQ18toa(char *A, const char *B, long C);
+extern    int _IQ17toa(char *A, const char *B, long C);
+extern    int _IQ16toa(char *A, const char *B, long C);
+extern    int _IQ15toa(char *A, const char *B, long C);
+extern    int _IQ14toa(char *A, const char *B, long C);
+extern    int _IQ13toa(char *A, const char *B, long C);
+extern    int _IQ12toa(char *A, const char *B, long C);
+extern    int _IQ11toa(char *A, const char *B, long C);
+extern    int _IQ10toa(char *A, const char *B, long C);
+extern    int  _IQ9toa(char *A, const char *B, long C);
+extern    int  _IQ8toa(char *A, const char *B, long C);
+extern    int  _IQ7toa(char *A, const char *B, long C);
+extern    int  _IQ6toa(char *A, const char *B, long C);
+extern    int  _IQ5toa(char *A, const char *B, long C);
+extern    int  _IQ4toa(char *A, const char *B, long C);
+extern    int  _IQ3toa(char *A, const char *B, long C);
+extern    int  _IQ2toa(char *A, const char *B, long C);
+extern    int  _IQ1toa(char *A, const char *B, long C);
+
+
+#define   _IQ30toa(A, B, C)   __IQNtoa(A, B, C, 30);
+#define   _IQ29toa(A, B, C)   __IQNtoa(A, B, C, 29);
+#define   _IQ28toa(A, B, C)   __IQNtoa(A, B, C, 28);
+#define   _IQ27toa(A, B, C)   __IQNtoa(A, B, C, 27);
+#define   _IQ26toa(A, B, C)   __IQNtoa(A, B, C, 26);
+#define   _IQ25toa(A, B, C)   __IQNtoa(A, B, C, 25);
+#define   _IQ24toa(A, B, C)   __IQNtoa(A, B, C, 24);
+#define   _IQ23toa(A, B, C)   __IQNtoa(A, B, C, 23);
+#define   _IQ21toa(A, B, C)   __IQNtoa(A, B, C, 21);
+#define   _IQ22toa(A, B, C)   __IQNtoa(A, B, C, 22);
+#define   _IQ20toa(A, B, C)   __IQNtoa(A, B, C, 20);
+#define   _IQ19toa(A, B, C)   __IQNtoa(A, B, C, 19);
+#define   _IQ18toa(A, B, C)   __IQNtoa(A, B, C, 18);
+#define   _IQ17toa(A, B, C)   __IQNtoa(A, B, C, 17);
+#define   _IQ16toa(A, B, C)   __IQNtoa(A, B, C, 16);
+#define   _IQ15toa(A, B, C)   __IQNtoa(A, B, C, 15);
+#define   _IQ14toa(A, B, C)   __IQNtoa(A, B, C, 14);
+#define   _IQ13toa(A, B, C)   __IQNtoa(A, B, C, 13);
+#define   _IQ12toa(A, B, C)   __IQNtoa(A, B, C, 12);
+#define   _IQ11toa(A, B, C)   __IQNtoa(A, B, C, 11);
+#define   _IQ10toa(A, B, C)   __IQNtoa(A, B, C, 10);
+#define   _IQ9toa(A, B, C)    __IQNtoa(A, B, C, 9);
+#define   _IQ8toa(A, B, C)    __IQNtoa(A, B, C, 8);
+#define   _IQ7toa(A, B, C)    __IQNtoa(A, B, C, 7);
+#define   _IQ6toa(A, B, C)    __IQNtoa(A, B, C, 6);
+#define   _IQ5toa(A, B, C)    __IQNtoa(A, B, C, 5);
+#define   _IQ4toa(A, B, C)    __IQNtoa(A, B, C, 4);
+#define   _IQ3toa(A, B, C)    __IQNtoa(A, B, C, 3);
+#define   _IQ2toa(A, B, C)    __IQNtoa(A, B, C, 2);
+#define   _IQ1toa(A, B, C)    __IQNtoa(A, B, C, 1);
+
+
+#if GLOBAL_Q == 30
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 30)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 29)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 28)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 27)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 26)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 25)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 24)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 23)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 22)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 21)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 20)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 19)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 18)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 17)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 16)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 15)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 14)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 13)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 12)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 11)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 10)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 9)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 8)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 7)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 6)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 5)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 4)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 3)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 2)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 1)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQabs(A)    labs(A)
+#define   _IQ30abs(A)  labs(A)
+#define   _IQ29abs(A)  labs(A)
+#define   _IQ28abs(A)  labs(A)
+#define   _IQ27abs(A)  labs(A)
+#define   _IQ26abs(A)  labs(A)
+#define   _IQ25abs(A)  labs(A)
+#define   _IQ24abs(A)  labs(A)
+#define   _IQ23abs(A)  labs(A)
+#define   _IQ22abs(A)  labs(A)
+#define   _IQ21abs(A)  labs(A)
+#define   _IQ20abs(A)  labs(A)
+#define   _IQ19abs(A)  labs(A)
+#define   _IQ18abs(A)  labs(A)
+#define   _IQ17abs(A)  labs(A)
+#define   _IQ16abs(A)  labs(A)
+#define   _IQ15abs(A)  labs(A)
+#define   _IQ14abs(A)  labs(A)
+#define   _IQ13abs(A)  labs(A)
+#define   _IQ12abs(A)  labs(A)
+#define   _IQ11abs(A)  labs(A)
+#define   _IQ10abs(A)  labs(A)
+#define   _IQ9abs(A)   labs(A)
+#define   _IQ8abs(A)   labs(A)
+#define   _IQ7abs(A)   labs(A)
+#define   _IQ6abs(A)   labs(A)
+#define   _IQ5abs(A)   labs(A)
+#define   _IQ4abs(A)   labs(A)
+#define   _IQ3abs(A)   labs(A)
+#define   _IQ2abs(A)   labs(A)
+#define   _IQ1abs(A)   labs(A)
+//###########################################################################
+#else   // MATH_TYPE == FLOAT_MATH
+//###########################################################################
+// If FLOAT_MATH is used, the IQmath library function are replaced by
+// equivalent floating point operations:
+//===========================================================================
+typedef   float   _iq;
+typedef   float   _iq30;
+typedef   float   _iq29;
+typedef   float   _iq28;
+typedef   float   _iq27;
+typedef   float   _iq26;
+typedef   float   _iq25;
+typedef   float   _iq24;
+typedef   float   _iq23;
+typedef   float   _iq22;
+typedef   float   _iq21;
+typedef   float   _iq20;
+typedef   float   _iq19;
+typedef   float   _iq18;
+typedef   float   _iq17;
+typedef   float   _iq16;
+typedef   float   _iq15;
+typedef   float   _iq14;
+typedef   float   _iq13;
+typedef   float   _iq12;
+typedef   float   _iq11;
+typedef   float   _iq10;
+typedef   float   _iq9;
+typedef   float   _iq8;
+typedef   float   _iq7;
+typedef   float   _iq6;
+typedef   float   _iq5;
+typedef   float   _iq4;
+typedef   float   _iq3;
+typedef   float   _iq2;
+typedef   float   _iq1;
+//---------------------------------------------------------------------------
+#define   _IQ(A)         (A)
+#define   _IQ30(A)       (A)
+#define   _IQ29(A)       (A)
+#define   _IQ28(A)       (A)
+#define   _IQ27(A)       (A)
+#define   _IQ26(A)       (A)
+#define   _IQ25(A)       (A)
+#define   _IQ24(A)       (A)
+#define   _IQ23(A)       (A)
+#define   _IQ22(A)       (A)
+#define   _IQ21(A)       (A)
+#define   _IQ20(A)       (A)
+#define   _IQ19(A)       (A)
+#define   _IQ18(A)       (A)
+#define   _IQ17(A)       (A)
+#define   _IQ16(A)       (A)
+#define   _IQ15(A)       (A)
+#define   _IQ14(A)       (A)
+#define   _IQ13(A)       (A)
+#define   _IQ12(A)       (A)
+#define   _IQ10(A)       (A)
+#define   _IQ9(A)        (A)
+#define   _IQ8(A)        (A)
+#define   _IQ7(A)        (A)
+#define   _IQ6(A)        (A)
+#define   _IQ5(A)        (A)
+#define   _IQ4(A)        (A)
+#define   _IQ3(A)        (A)
+#define   _IQ2(A)        (A)
+#define   _IQ1(A)        (A)
+//---------------------------------------------------------------------------
+#define   _IQtoF(A)      (A)
+#define   _IQ30toF(A)    (A)
+#define   _IQ29toF(A)    (A)
+#define   _IQ28toF(A)    (A)
+#define   _IQ27toF(A)    (A)
+#define   _IQ26toF(A)    (A)
+#define   _IQ25toF(A)    (A)
+#define   _IQ24toF(A)    (A)
+#define   _IQ23toF(A)    (A)
+#define   _IQ22toF(A)    (A)
+#define   _IQ21toF(A)    (A)
+#define   _IQ20toF(A)    (A)
+#define   _IQ19toF(A)    (A)
+#define   _IQ18toF(A)    (A)
+#define   _IQ17toF(A)    (A)
+#define   _IQ16toF(A)    (A)
+#define   _IQ15toF(A)    (A)
+#define   _IQ14toF(A)    (A)
+#define   _IQ13toF(A)    (A)
+#define   _IQ12toF(A)    (A)
+#define   _IQ11toF(A)    (A)
+#define   _IQ10toF(A)    (A)
+#define   _IQ9toF(A)     (A)
+#define   _IQ8toF(A)     (A)
+#define   _IQ7toF(A)     (A)
+#define   _IQ6toF(A)     (A)
+#define   _IQ5toF(A)     (A)
+#define   _IQ4toF(A)     (A)
+#define   _IQ3toF(A)     (A)
+#define   _IQ2toF(A)     (A)
+#define   _IQ1toF(A)     (A)
+//---------------------------------------------------------------------------
+extern  float _satf(float A, float Pos, float Neg);
+#define   _IQsat(A, Pos, Neg)    _satf(A, Pos, Neg)
+//---------------------------------------------------------------------------
+#define   _IQtoIQ30(A)   (A)
+#define   _IQtoIQ29(A)   (A)
+#define   _IQtoIQ28(A)   (A)
+#define   _IQtoIQ27(A)   (A)
+#define   _IQtoIQ26(A)   (A)
+#define   _IQtoIQ25(A)   (A)
+#define   _IQtoIQ24(A)   (A)
+#define   _IQtoIQ23(A)   (A)
+#define   _IQtoIQ22(A)   (A)
+#define   _IQtoIQ21(A)   (A)
+#define   _IQtoIQ20(A)   (A)
+#define   _IQtoIQ19(A)   (A)
+#define   _IQtoIQ18(A)   (A)
+#define   _IQtoIQ17(A)   (A)
+#define   _IQtoIQ16(A)   (A)
+#define   _IQtoIQ15(A)   (A)
+#define   _IQtoIQ14(A)   (A)
+#define   _IQtoIQ13(A)   (A)
+#define   _IQtoIQ12(A)   (A)
+#define   _IQtoIQ11(A)   (A)
+#define   _IQtoIQ10(A)   (A)
+#define   _IQtoIQ9(A)    (A)
+#define   _IQtoIQ8(A)    (A)
+#define   _IQtoIQ7(A)    (A)
+#define   _IQtoIQ6(A)    (A)
+#define   _IQtoIQ5(A)    (A)
+#define   _IQtoIQ4(A)    (A)
+#define   _IQtoIQ3(A)    (A)
+#define   _IQtoIQ2(A)    (A)
+#define   _IQtoIQ1(A)    (A)
+//---------------------------------------------------------------------------
+#define   _IQ30toIQ(A)   (A)
+#define   _IQ29toIQ(A)   (A)
+#define   _IQ28toIQ(A)   (A)
+#define   _IQ27toIQ(A)   (A)
+#define   _IQ26toIQ(A)   (A)
+#define   _IQ25toIQ(A)   (A)
+#define   _IQ24toIQ(A)   (A)
+#define   _IQ23toIQ(A)   (A)
+#define   _IQ22toIQ(A)   (A)
+#define   _IQ21toIQ(A)   (A)
+#define   _IQ20toIQ(A)   (A)
+#define   _IQ19toIQ(A)   (A)
+#define   _IQ18toIQ(A)   (A)
+#define   _IQ17toIQ(A)   (A)
+#define   _IQ16toIQ(A)   (A)
+#define   _IQ15toIQ(A)   (A)
+#define   _IQ14toIQ(A)   (A)
+#define   _IQ13toIQ(A)   (A)
+#define   _IQ12toIQ(A)   (A)
+#define   _IQ11toIQ(A)   (A)
+#define   _IQ10toIQ(A)   (A)
+#define   _IQ9toIQ(A)    (A)
+#define   _IQ8toIQ(A)    (A)
+#define   _IQ7toIQ(A)    (A)
+#define   _IQ6toIQ(A)    (A)
+#define   _IQ5toIQ(A)    (A)
+#define   _IQ4toIQ(A)    (A)
+#define   _IQ3toIQ(A)    (A)
+#define   _IQ2toIQ(A)    (A)
+#define   _IQ1toIQ(A)    (A)
+//---------------------------------------------------------------------------
+#define   _IQtoQ15(A)    (short) ((long)((A) * 32768.0L))
+#define   _IQtoQ14(A)    (short) ((long)((A) * 16384.0L))
+#define   _IQtoQ13(A)    (short) ((long)((A) * 8192.0L))
+#define   _IQtoQ12(A)    (short) ((long)((A) * 4096.0L))
+#define   _IQtoQ11(A)    (short) ((long)((A) * 2048.0L))
+#define   _IQtoQ10(A)    (short) ((long)((A) * 1024.0L))
+#define   _IQtoQ9(A)     (short) ((long)((A) * 512.0L))
+#define   _IQtoQ8(A)     (short) ((long)((A) * 256.0L))
+#define   _IQtoQ7(A)     (short) ((long)((A) * 128.0L))
+#define   _IQtoQ6(A)     (short) ((long)((A) * 64.0L))
+#define   _IQtoQ5(A)     (short) ((long)((A) * 32.0L))
+#define   _IQtoQ4(A)     (short) ((long)((A) * 16.0L))
+#define   _IQtoQ3(A)     (short) ((long)((A) * 8.0L))
+#define   _IQtoQ2(A)     (short) ((long)((A) * 4.0L))
+#define   _IQtoQ1(A)     (short) ((long)((A) * 2.0L))
+
+//---------------------------------------------------------------------------
+#define   _Q15toIQ(A)    (((float) (A)) * 0.000030518)
+#define   _Q14toIQ(A)    (((float) (A)) * 0.000061035)
+#define   _Q13toIQ(A)    (((float) (A)) * 0.000122070)
+#define   _Q12toIQ(A)    (((float) (A)) * 0.000244141)
+#define   _Q11toIQ(A)    (((float) (A)) * 0.000488281)
+#define   _Q10toIQ(A)    (((float) (A)) * 0.000976563)
+#define   _Q9toIQ(A)     (((float) (A)) * 0.001953125)
+#define   _Q8toIQ(A)     (((float) (A)) * 0.003906250)
+#define   _Q7toIQ(A)     (((float) (A)) * 0.007812500)
+#define   _Q6toIQ(A)     (((float) (A)) * 0.015625000)
+#define   _Q5toIQ(A)     (((float) (A)) * 0.031250000)
+#define   _Q4toIQ(A)     (((float) (A)) * 0.062500000)
+#define   _Q3toIQ(A)     (((float) (A)) * 0.125000000)
+#define   _Q2toIQ(A)     (((float) (A)) * 0.250000000)
+#define   _Q1toIQ(A)     (((float) (A)) * 0.500000000)
+//---------------------------------------------------------------------------
+#define   _IQmpy(A,B)         ((A) * (B))
+#define   _IQ30mpy(A,B)       ((A) * (B))
+#define   _IQ29mpy(A,B)       ((A) * (B))
+#define   _IQ28mpy(A,B)       ((A) * (B))
+#define   _IQ27mpy(A,B)       ((A) * (B))
+#define   _IQ26mpy(A,B)       ((A) * (B))
+#define   _IQ25mpy(A,B)       ((A) * (B))
+#define   _IQ24mpy(A,B)       ((A) * (B))
+#define   _IQ23mpy(A,B)       ((A) * (B))
+#define   _IQ22mpy(A,B)       ((A) * (B))
+#define   _IQ21mpy(A,B)       ((A) * (B))
+#define   _IQ20mpy(A,B)       ((A) * (B))
+#define   _IQ19mpy(A,B)       ((A) * (B))
+#define   _IQ18mpy(A,B)       ((A) * (B))
+#define   _IQ17mpy(A,B)       ((A) * (B))
+#define   _IQ16mpy(A,B)       ((A) * (B))
+#define   _IQ15mpy(A,B)       ((A) * (B))
+#define   _IQ14mpy(A,B)       ((A) * (B))
+#define   _IQ13mpy(A,B)       ((A) * (B))
+#define   _IQ12mpy(A,B)       ((A) * (B))
+#define   _IQ11mpy(A,B)       ((A) * (B))
+#define   _IQ10mpy(A,B)       ((A) * (B))
+#define   _IQ9mpy(A,B)        ((A) * (B))
+#define   _IQ8mpy(A,B)        ((A) * (B))
+#define   _IQ7mpy(A,B)        ((A) * (B))
+#define   _IQ6mpy(A,B)        ((A) * (B))
+#define   _IQ5mpy(A,B)        ((A) * (B))
+#define   _IQ4mpy(A,B)        ((A) * (B))
+#define   _IQ3mpy(A,B)        ((A) * (B))
+#define   _IQ2mpy(A,B)        ((A) * (B))
+#define   _IQ1mpy(A,B)        ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQrmpy(A,B)        ((A) * (B))
+#define   _IQ30rmpy(A,B)      ((A) * (B))
+#define   _IQ29rmpy(A,B)      ((A) * (B))
+#define   _IQ28rmpy(A,B)      ((A) * (B))
+#define   _IQ27rmpy(A,B)      ((A) * (B))
+#define   _IQ26rmpy(A,B)      ((A) * (B))
+#define   _IQ25rmpy(A,B)      ((A) * (B))
+#define   _IQ24rmpy(A,B)      ((A) * (B))
+#define   _IQ23rmpy(A,B)      ((A) * (B))
+#define   _IQ22rmpy(A,B)      ((A) * (B))
+#define   _IQ21rmpy(A,B)      ((A) * (B))
+#define   _IQ20rmpy(A,B)      ((A) * (B))
+#define   _IQ19rmpy(A,B)      ((A) * (B))
+#define   _IQ18rmpy(A,B)      ((A) * (B))
+#define   _IQ17rmpy(A,B)      ((A) * (B))
+#define   _IQ16rmpy(A,B)      ((A) * (B))
+#define   _IQ15rmpy(A,B)      ((A) * (B))
+#define   _IQ14rmpy(A,B)      ((A) * (B))
+#define   _IQ13rmpy(A,B)      ((A) * (B))
+#define   _IQ12rmpy(A,B)      ((A) * (B))
+#define   _IQ11rmpy(A,B)      ((A) * (B))
+#define   _IQ10rmpy(A,B)      ((A) * (B))
+#define   _IQ9rmpy(A,B)       ((A) * (B))
+#define   _IQ8rmpy(A,B)       ((A) * (B))
+#define   _IQ7rmpy(A,B)       ((A) * (B))
+#define   _IQ6rmpy(A,B)       ((A) * (B))
+#define   _IQ5rmpy(A,B)       ((A) * (B))
+#define   _IQ4rmpy(A,B)       ((A) * (B))
+#define   _IQ3rmpy(A,B)       ((A) * (B))
+#define   _IQ2rmpy(A,B)       ((A) * (B))
+#define   _IQ1rmpy(A,B)       ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQrsmpy(A,B)       ((A) * (B))
+#define   _IQ30rsmpy(A,B)     ((A) * (B))
+#define   _IQ29rsmpy(A,B)     ((A) * (B))
+#define   _IQ28rsmpy(A,B)     ((A) * (B))
+#define   _IQ27rsmpy(A,B)     ((A) * (B))
+#define   _IQ26rsmpy(A,B)     ((A) * (B))
+#define   _IQ25rsmpy(A,B)     ((A) * (B))
+#define   _IQ24rsmpy(A,B)     ((A) * (B))
+#define   _IQ23rsmpy(A,B)     ((A) * (B))
+#define   _IQ22rsmpy(A,B)     ((A) * (B))
+#define   _IQ21rsmpy(A,B)     ((A) * (B))
+#define   _IQ20rsmpy(A,B)     ((A) * (B))
+#define   _IQ19rsmpy(A,B)     ((A) * (B))
+#define   _IQ18rsmpy(A,B)     ((A) * (B))
+#define   _IQ17rsmpy(A,B)     ((A) * (B))
+#define   _IQ16rsmpy(A,B)     ((A) * (B))
+#define   _IQ15rsmpy(A,B)     ((A) * (B))
+#define   _IQ14rsmpy(A,B)     ((A) * (B))
+#define   _IQ13rsmpy(A,B)     ((A) * (B))
+#define   _IQ12rsmpy(A,B)     ((A) * (B))
+#define   _IQ11rsmpy(A,B)     ((A) * (B))
+#define   _IQ10rsmpy(A,B)     ((A) * (B))
+#define   _IQ9rsmpy(A,B)      ((A) * (B))
+#define   _IQ8rsmpy(A,B)      ((A) * (B))
+#define   _IQ7rsmpy(A,B)      ((A) * (B))
+#define   _IQ6rsmpy(A,B)      ((A) * (B))
+#define   _IQ5rsmpy(A,B)      ((A) * (B))
+#define   _IQ4rsmpy(A,B)      ((A) * (B))
+#define   _IQ3rsmpy(A,B)      ((A) * (B))
+#define   _IQ2rsmpy(A,B)      ((A) * (B))
+#define   _IQ1rsmpy(A,B)      ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQdiv(A,B)         ((A) / (B))
+#define   _IQ30div(A,B)       ((A) / (B))
+#define   _IQ29div(A,B)       ((A) / (B))
+#define   _IQ28div(A,B)       ((A) / (B))
+#define   _IQ27div(A,B)       ((A) / (B))
+#define   _IQ26div(A,B)       ((A) / (B))
+#define   _IQ25div(A,B)       ((A) / (B))
+#define   _IQ24div(A,B)       ((A) / (B))
+#define   _IQ23div(A,B)       ((A) / (B))
+#define   _IQ22div(A,B)       ((A) / (B))
+#define   _IQ21div(A,B)       ((A) / (B))
+#define   _IQ20div(A,B)       ((A) / (B))
+#define   _IQ19div(A,B)       ((A) / (B))
+#define   _IQ18div(A,B)       ((A) / (B))
+#define   _IQ17div(A,B)       ((A) / (B))
+#define   _IQ16div(A,B)       ((A) / (B))
+#define   _IQ15div(A,B)       ((A) / (B))
+#define   _IQ14div(A,B)       ((A) / (B))
+#define   _IQ13div(A,B)       ((A) / (B))
+#define   _IQ12div(A,B)       ((A) / (B))
+#define   _IQ11div(A,B)       ((A) / (B))
+#define   _IQ10div(A,B)       ((A) / (B))
+#define   _IQ9div(A,B)        ((A) / (B))
+#define   _IQ8div(A,B)        ((A) / (B))
+#define   _IQ7div(A,B)        ((A) / (B))
+#define   _IQ6div(A,B)        ((A) / (B))
+#define   _IQ5div(A,B)        ((A) / (B))
+#define   _IQ4div(A,B)        ((A) / (B))
+#define   _IQ3div(A,B)        ((A) / (B))
+#define   _IQ2div(A,B)        ((A) / (B))
+#define   _IQ1div(A,B)        ((A) / (B))
+//---------------------------------------------------------------------------
+#define   _IQsin(A)           sin(A)
+#define   _IQ30sin(A)         sin(A)
+#define   _IQ29sin(A)         sin(A)
+#define   _IQ28sin(A)         sin(A)
+#define   _IQ27sin(A)         sin(A)
+#define   _IQ26sin(A)         sin(A)
+#define   _IQ25sin(A)         sin(A)
+#define   _IQ24sin(A)         sin(A)
+#define   _IQ23sin(A)         sin(A)
+#define   _IQ22sin(A)         sin(A)
+#define   _IQ21sin(A)         sin(A)
+#define   _IQ20sin(A)         sin(A)
+#define   _IQ19sin(A)         sin(A)
+#define   _IQ18sin(A)         sin(A)
+#define   _IQ17sin(A)         sin(A)
+#define   _IQ16sin(A)         sin(A)
+#define   _IQ15sin(A)         sin(A)
+#define   _IQ14sin(A)         sin(A)
+#define   _IQ13sin(A)         sin(A)
+#define   _IQ12sin(A)         sin(A)
+#define   _IQ11sin(A)         sin(A)
+#define   _IQ10sin(A)         sin(A)
+#define   _IQ9sin(A)          sin(A)
+#define   _IQ8sin(A)          sin(A)
+#define   _IQ7sin(A)          sin(A)
+#define   _IQ6sin(A)          sin(A)
+#define   _IQ5sin(A)          sin(A)
+#define   _IQ4sin(A)          sin(A)
+#define   _IQ3sin(A)          sin(A)
+#define   _IQ2sin(A)          sin(A)
+#define   _IQ1sin(A)          sin(A)
+//---------------------------------------------------------------------------
+#define   _IQsinPU(A)         sin((A)*6.283185307)
+#define   _IQ30sinPU(A)       sin((A)*6.283185307)
+#define   _IQ29sinPU(A)       sin((A)*6.283185307)
+#define   _IQ28sinPU(A)       sin((A)*6.283185307)
+#define   _IQ27sinPU(A)       sin((A)*6.283185307)
+#define   _IQ26sinPU(A)       sin((A)*6.283185307)
+#define   _IQ25sinPU(A)       sin((A)*6.283185307)
+#define   _IQ24sinPU(A)       sin((A)*6.283185307)
+#define   _IQ23sinPU(A)       sin((A)*6.283185307)
+#define   _IQ22sinPU(A)       sin((A)*6.283185307)
+#define   _IQ21sinPU(A)       sin((A)*6.283185307)
+#define   _IQ20sinPU(A)       sin((A)*6.283185307)
+#define   _IQ19sinPU(A)       sin((A)*6.283185307)
+#define   _IQ18sinPU(A)       sin((A)*6.283185307)
+#define   _IQ17sinPU(A)       sin((A)*6.283185307)
+#define   _IQ16sinPU(A)       sin((A)*6.283185307)
+#define   _IQ15sinPU(A)       sin((A)*6.283185307)
+#define   _IQ14sinPU(A)       sin((A)*6.283185307)
+#define   _IQ13sinPU(A)       sin((A)*6.283185307)
+#define   _IQ12sinPU(A)       sin((A)*6.283185307)
+#define   _IQ11sinPU(A)       sin((A)*6.283185307)
+#define   _IQ10sinPU(A)       sin((A)*6.283185307)
+#define   _IQ9sinPU(A)        sin((A)*6.283185307)
+#define   _IQ8sinPU(A)        sin((A)*6.283185307)
+#define   _IQ7sinPU(A)        sin((A)*6.283185307)
+#define   _IQ6sinPU(A)        sin((A)*6.283185307)
+#define   _IQ5sinPU(A)        sin((A)*6.283185307)
+#define   _IQ4sinPU(A)        sin((A)*6.283185307)
+#define   _IQ3sinPU(A)        sin((A)*6.283185307)
+#define   _IQ2sinPU(A)        sin((A)*6.283185307)
+#define   _IQ1sinPU(A)        sin((A)*6.283185307)
+//---------------------------------------------------------------------------
+#define   _IQasin(A)          asin(A)
+#define   _IQ29asin(A)        asin(A)
+#define   _IQ28asin(A)        asin(A)
+#define   _IQ27asin(A)        asin(A)
+#define   _IQ26asin(A)        asin(A)
+#define   _IQ25asin(A)        asin(A)
+#define   _IQ24asin(A)        asin(A)
+#define   _IQ23asin(A)        asin(A)
+#define   _IQ22asin(A)        asin(A)
+#define   _IQ21asin(A)        asin(A)
+#define   _IQ20asin(A)        asin(A)
+#define   _IQ19asin(A)        asin(A)
+#define   _IQ18asin(A)        asin(A)
+#define   _IQ17asin(A)        asin(A)
+#define   _IQ16asin(A)        asin(A)
+#define   _IQ15asin(A)        asin(A)
+#define   _IQ14asin(A)        asin(A)
+#define   _IQ13asin(A)        asin(A)
+#define   _IQ12asin(A)        asin(A)
+#define   _IQ11asin(A)        asin(A)
+#define   _IQ10asin(A)        asin(A)
+#define   _IQ9asin(A)         asin(A)
+#define   _IQ8asin(A)         asin(A)
+#define   _IQ7asin(A)         asin(A)
+#define   _IQ6asin(A)         asin(A)
+#define   _IQ5asin(A)         asin(A)
+#define   _IQ4asin(A)         asin(A)
+#define   _IQ3asin(A)         asin(A)
+#define   _IQ2asin(A)         asin(A)
+#define   _IQ1asin(A)         asin(A)
+//---------------------------------------------------------------------------
+#define   _IQcos(A)           cos(A)
+#define   _IQ30cos(A)         cos(A)
+#define   _IQ29cos(A)         cos(A)
+#define   _IQ28cos(A)         cos(A)
+#define   _IQ27cos(A)         cos(A)
+#define   _IQ26cos(A)         cos(A)
+#define   _IQ25cos(A)         cos(A)
+#define   _IQ24cos(A)         cos(A)
+#define   _IQ23cos(A)         cos(A)
+#define   _IQ22cos(A)         cos(A)
+#define   _IQ21cos(A)         cos(A)
+#define   _IQ20cos(A)         cos(A)
+#define   _IQ19cos(A)         cos(A)
+#define   _IQ18cos(A)         cos(A)
+#define   _IQ17cos(A)         cos(A)
+#define   _IQ16cos(A)         cos(A)
+#define   _IQ15cos(A)         cos(A)
+#define   _IQ14cos(A)         cos(A)
+#define   _IQ13cos(A)         cos(A)
+#define   _IQ12cos(A)         cos(A)
+#define   _IQ11cos(A)         cos(A)
+#define   _IQ10cos(A)         cos(A)
+#define   _IQ9cos(A)          cos(A)
+#define   _IQ8cos(A)          cos(A)
+#define   _IQ7cos(A)          cos(A)
+#define   _IQ6cos(A)          cos(A)
+#define   _IQ5cos(A)          cos(A)
+#define   _IQ4cos(A)          cos(A)
+#define   _IQ3cos(A)          cos(A)
+#define   _IQ2cos(A)          cos(A)
+#define   _IQ1cos(A)          cos(A)
+//---------------------------------------------------------------------------
+#define   _IQcosPU(A)         cos((A)*6.283185307)
+#define   _IQ30cosPU(A)       cos((A)*6.283185307)
+#define   _IQ29cosPU(A)       cos((A)*6.283185307)
+#define   _IQ28cosPU(A)       cos((A)*6.283185307)
+#define   _IQ27cosPU(A)       cos((A)*6.283185307)
+#define   _IQ26cosPU(A)       cos((A)*6.283185307)
+#define   _IQ25cosPU(A)       cos((A)*6.283185307)
+#define   _IQ24cosPU(A)       cos((A)*6.283185307)
+#define   _IQ23cosPU(A)       cos((A)*6.283185307)
+#define   _IQ22cosPU(A)       cos((A)*6.283185307)
+#define   _IQ21cosPU(A)       cos((A)*6.283185307)
+#define   _IQ20cosPU(A)       cos((A)*6.283185307)
+#define   _IQ19cosPU(A)       cos((A)*6.283185307)
+#define   _IQ18cosPU(A)       cos((A)*6.283185307)
+#define   _IQ17cosPU(A)       cos((A)*6.283185307)
+#define   _IQ16cosPU(A)       cos((A)*6.283185307)
+#define   _IQ15cosPU(A)       cos((A)*6.283185307)
+#define   _IQ14cosPU(A)       cos((A)*6.283185307)
+#define   _IQ13cosPU(A)       cos((A)*6.283185307)
+#define   _IQ12cosPU(A)       cos((A)*6.283185307)
+#define   _IQ11cosPU(A)       cos((A)*6.283185307)
+#define   _IQ10cosPU(A)       cos((A)*6.283185307)
+#define   _IQ9cosPU(A)        cos((A)*6.283185307)
+#define   _IQ8cosPU(A)        cos((A)*6.283185307)
+#define   _IQ7cosPU(A)        cos((A)*6.283185307)
+#define   _IQ6cosPU(A)        cos((A)*6.283185307)
+#define   _IQ5cosPU(A)        cos((A)*6.283185307)
+#define   _IQ4cosPU(A)        cos((A)*6.283185307)
+#define   _IQ3cosPU(A)        cos((A)*6.283185307)
+#define   _IQ2cosPU(A)        cos((A)*6.283185307)
+#define   _IQ1cosPU(A)        cos((A)*6.283185307)
+//---------------------------------------------------------------------------
+#define   _IQacos(A)          acos(A)
+#define   _IQ29acos(A)        acos(A)
+#define   _IQ28acos(A)        acos(A)
+#define   _IQ27acos(A)        acos(A)
+#define   _IQ26acos(A)        acos(A)
+#define   _IQ25acos(A)        acos(A)
+#define   _IQ24acos(A)        acos(A)
+#define   _IQ23acos(A)        acos(A)
+#define   _IQ22acos(A)        acos(A)
+#define   _IQ21acos(A)        acos(A)
+#define   _IQ20acos(A)        acos(A)
+#define   _IQ19acos(A)        acos(A)
+#define   _IQ18acos(A)        acos(A)
+#define   _IQ17acos(A)        acos(A)
+#define   _IQ16acos(A)        acos(A)
+#define   _IQ15acos(A)        acos(A)
+#define   _IQ14acos(A)        acos(A)
+#define   _IQ13acos(A)        acos(A)
+#define   _IQ12acos(A)        acos(A)
+#define   _IQ11acos(A)        acos(A)
+#define   _IQ10acos(A)        acos(A)
+#define   _IQ9acos(A)         acos(A)
+#define   _IQ8acos(A)         acos(A)
+#define   _IQ7acos(A)         acos(A)
+#define   _IQ6acos(A)         acos(A)
+#define   _IQ5acos(A)         acos(A)
+#define   _IQ4acos(A)         acos(A)
+#define   _IQ3acos(A)         acos(A)
+#define   _IQ2acos(A)         acos(A)
+#define   _IQ1acos(A)         acos(A)
+//---------------------------------------------------------------------------
+#define   _IQatan(A)          atan(A)
+#define   _IQ30atan(A)        atan(A)
+#define   _IQ29atan(A)        atan(A)
+#define   _IQ28atan(A)        atan(A)
+#define   _IQ27atan(A)        atan(A)
+#define   _IQ26atan(A)        atan(A)
+#define   _IQ25atan(A)        atan(A)
+#define   _IQ24atan(A)        atan(A)
+#define   _IQ23atan(A)        atan(A)
+#define   _IQ22atan(A)        atan(A)
+#define   _IQ21atan(A)        atan(A)
+#define   _IQ20atan(A)        atan(A)
+#define   _IQ19atan(A)        atan(A)
+#define   _IQ18atan(A)        atan(A)
+#define   _IQ17atan(A)        atan(A)
+#define   _IQ16atan(A)        atan(A)
+#define   _IQ15atan(A)        atan(A)
+#define   _IQ14atan(A)        atan(A)
+#define   _IQ13atan(A)        atan(A)
+#define   _IQ12atan(A)        atan(A)
+#define   _IQ11atan(A)        atan(A)
+#define   _IQ10atan(A)        atan(A)
+#define   _IQ9atan(A)         atan(A)
+#define   _IQ8atan(A)         atan(A)
+#define   _IQ7atan(A)         atan(A)
+#define   _IQ6atan(A)         atan(A)
+#define   _IQ5atan(A)         atan(A)
+#define   _IQ4atan(A)         atan(A)
+#define   _IQ3atan(A)         atan(A)
+#define   _IQ2atan(A)         atan(A)
+#define   _IQ1atan(A)         atan(A)
+//---------------------------------------------------------------------------
+#define   _IQatan2(A,B)       atan2(A,B)
+#define   _IQ30atan2(A,B)     atan2(A,B)
+#define   _IQ29atan2(A,B)     atan2(A,B)
+#define   _IQ28atan2(A,B)     atan2(A,B)
+#define   _IQ27atan2(A,B)     atan2(A,B)
+#define   _IQ26atan2(A,B)     atan2(A,B)
+#define   _IQ25atan2(A,B)     atan2(A,B)
+#define   _IQ24atan2(A,B)     atan2(A,B)
+#define   _IQ23atan2(A,B)     atan2(A,B)
+#define   _IQ22atan2(A,B)     atan2(A,B)
+#define   _IQ21atan2(A,B)     atan2(A,B)
+#define   _IQ20atan2(A,B)     atan2(A,B)
+#define   _IQ19atan2(A,B)     atan2(A,B)
+#define   _IQ18atan2(A,B)     atan2(A,B)
+#define   _IQ17atan2(A,B)     atan2(A,B)
+#define   _IQ16atan2(A,B)     atan2(A,B)
+#define   _IQ15atan2(A,B)     atan2(A,B)
+#define   _IQ14atan2(A,B)     atan2(A,B)
+#define   _IQ13atan2(A,B)     atan2(A,B)
+#define   _IQ12atan2(A,B)     atan2(A,B)
+#define   _IQ11atan2(A,B)     atan2(A,B)
+#define   _IQ10atan2(A,B)     atan2(A,B)
+#define   _IQ9atan2(A,B)      atan2(A,B)
+#define   _IQ8atan2(A,B)      atan2(A,B)
+#define   _IQ7atan2(A,B)      atan2(A,B)
+#define   _IQ6atan2(A,B)      atan2(A,B)
+#define   _IQ5atan2(A,B)      atan2(A,B)
+#define   _IQ4atan2(A,B)      atan2(A,B)
+#define   _IQ3atan2(A,B)      atan2(A,B)
+#define   _IQ2atan2(A,B)      atan2(A,B)
+#define   _IQ1atan2(A,B)      atan2(A,B)
+//---------------------------------------------------------------------------
+#define   _IQatan2PU(A,B)     ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ30atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ29atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ28atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ27atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ26atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ25atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ24atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ23atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ22atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ21atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ20atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ19atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ18atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ17atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ16atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ15atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ14atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ13atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ12atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ11atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ10atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ9atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ8atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ7atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ6atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ5atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ4atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ3atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ2atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ1atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+//---------------------------------------------------------------------------
+#define   _IQsqrt(A)          sqrt(A)
+#define   _IQ30sqrt(A)        sqrt(A)
+#define   _IQ29sqrt(A)        sqrt(A)
+#define   _IQ28sqrt(A)        sqrt(A)
+#define   _IQ27sqrt(A)        sqrt(A)
+#define   _IQ26sqrt(A)        sqrt(A)
+#define   _IQ25sqrt(A)        sqrt(A)
+#define   _IQ24sqrt(A)        sqrt(A)
+#define   _IQ23sqrt(A)        sqrt(A)
+#define   _IQ22sqrt(A)        sqrt(A)
+#define   _IQ21sqrt(A)        sqrt(A)
+#define   _IQ20sqrt(A)        sqrt(A)
+#define   _IQ19sqrt(A)        sqrt(A)
+#define   _IQ18sqrt(A)        sqrt(A)
+#define   _IQ17sqrt(A)        sqrt(A)
+#define   _IQ16sqrt(A)        sqrt(A)
+#define   _IQ15sqrt(A)        sqrt(A)
+#define   _IQ14sqrt(A)        sqrt(A)
+#define   _IQ13sqrt(A)        sqrt(A)
+#define   _IQ12sqrt(A)        sqrt(A)
+#define   _IQ11sqrt(A)        sqrt(A)
+#define   _IQ10sqrt(A)        sqrt(A)
+#define   _IQ9sqrt(A)         sqrt(A)
+#define   _IQ8sqrt(A)         sqrt(A)
+#define   _IQ7sqrt(A)         sqrt(A)
+#define   _IQ6sqrt(A)         sqrt(A)
+#define   _IQ5sqrt(A)         sqrt(A)
+#define   _IQ4sqrt(A)         sqrt(A)
+#define   _IQ3sqrt(A)         sqrt(A)
+#define   _IQ2sqrt(A)         sqrt(A)
+#define   _IQ1sqrt(A)         sqrt(A)
+//---------------------------------------------------------------------------
+#define   _IQisqrt(A)         (1.0/sqrt(A))
+#define   _IQ30isqrt(A)       (1.0/sqrt(A))
+#define   _IQ29isqrt(A)       (1.0/sqrt(A))
+#define   _IQ28isqrt(A)       (1.0/sqrt(A))
+#define   _IQ27isqrt(A)       (1.0/sqrt(A))
+#define   _IQ26isqrt(A)       (1.0/sqrt(A))
+#define   _IQ25isqrt(A)       (1.0/sqrt(A))
+#define   _IQ24isqrt(A)       (1.0/sqrt(A))
+#define   _IQ23isqrt(A)       (1.0/sqrt(A))
+#define   _IQ22isqrt(A)       (1.0/sqrt(A))
+#define   _IQ21isqrt(A)       (1.0/sqrt(A))
+#define   _IQ20isqrt(A)       (1.0/sqrt(A))
+#define   _IQ19isqrt(A)       (1.0/sqrt(A))
+#define   _IQ18isqrt(A)       (1.0/sqrt(A))
+#define   _IQ17isqrt(A)       (1.0/sqrt(A))
+#define   _IQ16isqrt(A)       (1.0/sqrt(A))
+#define   _IQ15isqrt(A)       (1.0/sqrt(A))
+#define   _IQ14isqrt(A)       (1.0/sqrt(A))
+#define   _IQ13isqrt(A)       (1.0/sqrt(A))
+#define   _IQ12isqrt(A)       (1.0/sqrt(A))
+#define   _IQ11isqrt(A)       (1.0/sqrt(A))
+#define   _IQ10isqrt(A)       (1.0/sqrt(A))
+#define   _IQ9isqrt(A)        (1.0/sqrt(A))
+#define   _IQ8isqrt(A)        (1.0/sqrt(A))
+#define   _IQ7isqrt(A)        (1.0/sqrt(A))
+#define   _IQ6isqrt(A)        (1.0/sqrt(A))
+#define   _IQ5isqrt(A)        (1.0/sqrt(A))
+#define   _IQ4isqrt(A)        (1.0/sqrt(A))
+#define   _IQ3isqrt(A)        (1.0/sqrt(A))
+#define   _IQ2isqrt(A)        (1.0/sqrt(A))
+#define   _IQ1isqrt(A)        (1.0/sqrt(A))
+//---------------------------------------------------------------------------
+#define   _IQexp(A)           exp(A)
+#define   _IQ30exp(A)         exp(A)
+#define   _IQ29exp(A)         exp(A)
+#define   _IQ28exp(A)         exp(A)
+#define   _IQ27exp(A)         exp(A)
+#define   _IQ26exp(A)         exp(A)
+#define   _IQ25exp(A)         exp(A)
+#define   _IQ24exp(A)         exp(A)
+#define   _IQ23exp(A)         exp(A)
+#define   _IQ22exp(A)         exp(A)
+#define   _IQ21exp(A)         exp(A)
+#define   _IQ20exp(A)         exp(A)
+#define   _IQ19exp(A)         exp(A)
+#define   _IQ18exp(A)         exp(A)
+#define   _IQ17exp(A)         exp(A)
+#define   _IQ16exp(A)         exp(A)
+#define   _IQ15exp(A)         exp(A)
+#define   _IQ14exp(A)         exp(A)
+#define   _IQ13exp(A)         exp(A)
+#define   _IQ12exp(A)         exp(A)
+#define   _IQ11exp(A)         exp(A)
+#define   _IQ10exp(A)         exp(A)
+#define   _IQ9exp(A)          exp(A)
+#define   _IQ8exp(A)          exp(A)
+#define   _IQ7exp(A)          exp(A)
+#define   _IQ6exp(A)          exp(A)
+#define   _IQ5exp(A)          exp(A)
+#define   _IQ4exp(A)          exp(A)
+#define   _IQ3exp(A)          exp(A)
+#define   _IQ2exp(A)          exp(A)
+#define   _IQ1exp(A)          exp(A)
+//---------------------------------------------------------------------------
+#define   _IQint(A)           ((long) (A))
+#define   _IQ30int(A)         ((long) (A))
+#define   _IQ29int(A)         ((long) (A))
+#define   _IQ28int(A)         ((long) (A))
+#define   _IQ27int(A)         ((long) (A))
+#define   _IQ26int(A)         ((long) (A))
+#define   _IQ25int(A)         ((long) (A))
+#define   _IQ24int(A)         ((long) (A))
+#define   _IQ23int(A)         ((long) (A))
+#define   _IQ22int(A)         ((long) (A))
+#define   _IQ21int(A)         ((long) (A))
+#define   _IQ20int(A)         ((long) (A))
+#define   _IQ19int(A)         ((long) (A))
+#define   _IQ18int(A)         ((long) (A))
+#define   _IQ17int(A)         ((long) (A))
+#define   _IQ16int(A)         ((long) (A))
+#define   _IQ15int(A)         ((long) (A))
+#define   _IQ14int(A)         ((long) (A))
+#define   _IQ13int(A)         ((long) (A))
+#define   _IQ12int(A)         ((long) (A))
+#define   _IQ11int(A)         ((long) (A))
+#define   _IQ10int(A)         ((long) (A))
+#define   _IQ9int(A)          ((long) (A))
+#define   _IQ8int(A)          ((long) (A))
+#define   _IQ7int(A)          ((long) (A))
+#define   _IQ6int(A)          ((long) (A))
+#define   _IQ5int(A)          ((long) (A))
+#define   _IQ4int(A)          ((long) (A))
+#define   _IQ3int(A)          ((long) (A))
+#define   _IQ2int(A)          ((long) (A))
+#define   _IQ1int(A)          ((long) (A))
+//---------------------------------------------------------------------------
+#define   _IQfrac(A)          ((A) - (float)((long) (A)))
+#define   _IQ30frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ29frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ28frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ27frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ26frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ25frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ24frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ23frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ22frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ21frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ20frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ19frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ18frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ17frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ16frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ15frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ14frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ13frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ12frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ11frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ10frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ9frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ8frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ7frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ6frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ5frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ4frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ3frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ2frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ1frac(A)         ((A) - (float)((long) (A)))
+//---------------------------------------------------------------------------
+#define   _IQmpyIQX(A, IQA, B, IQB)    ((A)*(B))
+#define   _IQ30mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ29mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ28mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ27mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ26mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ25mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ24mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ23mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ22mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ21mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ20mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ19mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ18mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ17mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ16mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ15mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ14mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ13mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ12mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ11mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ10mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ9mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ8mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ7mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ6mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ5mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ4mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ3mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ2mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ1mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32(A,B)      ((A) * (float) (B))
+#define   _IQ30mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ29mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ28mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ27mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ26mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ25mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ24mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ23mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ22mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ21mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ20mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ19mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ18mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ17mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ16mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ15mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ14mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ13mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ12mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ11mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ10mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ9mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ8mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ7mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ6mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ5mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ4mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ3mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ2mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ1mpyI32(A,B)     ((A) * (float) (B))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32int(A,B)   ((long) ((A) * (float) (B)))
+#define   _IQ30mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ29mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ28mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ27mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ26mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ25mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ24mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ23mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ22mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ21mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ20mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ19mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ18mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ17mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ16mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ15mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ14mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ13mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ12mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ11mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ10mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ9mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ8mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ7mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ6mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ5mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ4mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ3mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ2mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ1mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32frac(A,B)    ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ30mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ29mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ28mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ27mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ26mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ25mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ24mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ23mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ22mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ21mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ20mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ19mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ18mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ17mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ16mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ15mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ14mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ13mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ12mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ11mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ10mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ9mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ8mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ7mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ6mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ5mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ4mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ3mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ2mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ1mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+//---------------------------------------------------------------------------
+#define   _IQmag(A,B)         sqrt((A)*(A) + (B)*(B))
+#define   _IQ30mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ29mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ28mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ27mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ26mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ25mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ24mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ23mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ22mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ21mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ20mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ19mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ18mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ17mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ16mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ15mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ14mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ13mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ12mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ11mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ10mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ9mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ8mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ7mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ6mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ5mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ4mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ3mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ2mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ1mag(A,B)        sqrt((A)*(A) + (B)*(B))
+//---------------------------------------------------------------------------
+#define   _atoIQ(A)           atof(A)
+#define   _atoIQ30(A)         atof(A)
+#define   _atoIQ29(A)         atof(A)
+#define   _atoIQ28(A)         atof(A)
+#define   _atoIQ27(A)         atof(A)
+#define   _atoIQ26(A)         atof(A)
+#define   _atoIQ25(A)         atof(A)
+#define   _atoIQ24(A)         atof(A)
+#define   _atoIQ23(A)         atof(A)
+#define   _atoIQ22(A)         atof(A)
+#define   _atoIQ21(A)         atof(A)
+#define   _atoIQ20(A)         atof(A)
+#define   _atoIQ19(A)         atof(A)
+#define   _atoIQ18(A)         atof(A)
+#define   _atoIQ17(A)         atof(A)
+#define   _atoIQ16(A)         atof(A)
+#define   _atoIQ15(A)         atof(A)
+#define   _atoIQ14(A)         atof(A)
+#define   _atoIQ13(A)         atof(A)
+#define   _atoIQ12(A)         atof(A)
+#define   _atoIQ11(A)         atof(A)
+#define   _atoIQ10(A)         atof(A)
+#define   _atoIQ9(A)          atof(A)
+#define   _atoIQ8(A)          atof(A)
+#define   _atoIQ7(A)          atof(A)
+#define   _atoIQ6(A)          atof(A)
+#define   _atoIQ5(A)          atof(A)
+#define   _atoIQ4(A)          atof(A)
+#define   _atoIQ3(A)          atof(A)
+#define   _atoIQ2(A)          atof(A)
+#define   _atoIQ1(A)          atof(A)
+//---------------------------------------------------------------------------
+#define   _IQtoa(A, B, C)     sprintf(A, B, C)
+#define   _IQ30toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ29toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ28toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ27toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ26toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ25toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ24toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ23toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ22toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ21toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ20toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ19toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ18toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ17toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ16toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ15toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ14toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ13toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ12toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ11toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ10toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ9toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ8toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ7toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ6toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ5toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ4toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ3toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ2toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ1toa(A, B, C)    sprintf(A, B, C)
+//---------------------------------------------------------------------------
+#define   _IQabs(A)    fabs(A)
+#define   _IQ30abs(A)  fabs(A)
+#define   _IQ29abs(A)  fabs(A)
+#define   _IQ28abs(A)  fabs(A)
+#define   _IQ27abs(A)  fabs(A)
+#define   _IQ26abs(A)  fabs(A)
+#define   _IQ25abs(A)  fabs(A)
+#define   _IQ24abs(A)  fabs(A)
+#define   _IQ23abs(A)  fabs(A)
+#define   _IQ22abs(A)  fabs(A)
+#define   _IQ21abs(A)  fabs(A)
+#define   _IQ20abs(A)  fabs(A)
+#define   _IQ19abs(A)  fabs(A)
+#define   _IQ18abs(A)  fabs(A)
+#define   _IQ17abs(A)  fabs(A)
+#define   _IQ16abs(A)  fabs(A)
+#define   _IQ15abs(A)  fabs(A)
+#define   _IQ14abs(A)  fabs(A)
+#define   _IQ13abs(A)  fabs(A)
+#define   _IQ12abs(A)  fabs(A)
+#define   _IQ11abs(A)  fabs(A)
+#define   _IQ10abs(A)  fabs(A)
+#define   _IQ9abs(A)   fabs(A)
+#define   _IQ8abs(A)   fabs(A)
+#define   _IQ7abs(A)   fabs(A)
+#define   _IQ6abs(A)   fabs(A)
+#define   _IQ5abs(A)   fabs(A)
+#define   _IQ4abs(A)   fabs(A)
+#define   _IQ3abs(A)   fabs(A)
+#define   _IQ2abs(A)   fabs(A)
+#define   _IQ1abs(A)   fabs(A)
+//###########################################################################
+#endif  // No more.
+//###########################################################################
+
+#endif /* __IQMATHLIB_H_INCLUDED__ */

Source/External/v120/DSP2833x_common/include/SFO.h

@@ -0,0 +1,52 @@
+//###########################################################################
+//
+// FILE:   SFO.H
+//
+// TITLE:  Scale Factor Optimizer Library Interface Header
+//
+//
+//###########################################################################
+//
+//  Ver | dd mmm yyyy | Who  | Description of changes
+// =====|=============|======|===============================================
+//  0.01| 09 Jan 2004 | TI   | New module
+//###########################################################################
+
+
+//============================================================================
+// Description:		This header provides the function call interface
+// 			for the scale factor optimizer for the 'F2833x.
+//============================================================================
+
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#ifndef __4090522384024n8273240x3438jx43087401r34ru32r0___
+#define __4090522384024n8273240x3438jx43087401r34ru32r0___
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+//============================================================================
+// Function prototypes for MEP SFO
+//============================================================================
+void SFO_MepEn(int nEpwmModule);
+void SFO_MepDis(int nEpwmModule);
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#endif // End: Multiple include Guard
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+}
+#endif /* extern "C" */

Source/External/v120/DSP2833x_common/include/SFO_V5.h

@@ -0,0 +1,70 @@
+
+//###########################################################################
+//
+// FILE:   SFO_V5.H
+//
+// TITLE:  Scale Factor Optimizer Library V5 Interface Header
+//
+//
+//###########################################################################
+//
+//  Ver | dd mmm yyyy | Who  | Description of changes
+// =====|=============|======|===============================================
+//  0.01| 09 Jan 2004 | TI   | New module
+//  0.02| 22 Jun 2007 | TI   | New version (V5) with support for more channels
+//###########################################################################
+
+
+//============================================================================
+// Description:		This header provides the function call interface
+// 			        for the scale factor optimizer V5. For more
+//                  information on the SFO function usage and
+//                  limitations, see the HRPWM Reference Guide
+//                  (spru924) on the TI website.
+//============================================================================
+
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#ifndef _SFO_V5_H
+#define _SFO_V5_H
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+//============================================================================
+// USER MUST UPDATE THIS CONSTANT FOR NUMBER OF HRPWM CHANNELS USED + 1
+//============================================================================
+#define PWM_CH	7	// Equal # of HRPWM channels PLUS 1
+                    // i.e. PWM_CH is 7 for 6 channels, 5 for 4 channels etc.
+
+//============================================================================
+// Function prototypes for MEP SFO
+//============================================================================
+
+int SFO_MepEn_V5(int nEpwmModule);  // MEP-Enable V5 Calibration Function
+int SFO_MepDis_V5(int nEpwmModule); // MEP-Disable V5  Calibration Function
+
+//============================================================================
+// Useful Defines when Using SFO Functions
+//============================================================================
+#define SFO_INCOMPLETE      0
+#define SFO_COMPLETE        1
+#define SFO_OUTRANGE_ERROR  2
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#endif // End: Multiple include Guard
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+}
+#endif /* extern "C" */