altera/MainController/MainController.bdf

482 lines
10 KiB
Plaintext

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
(input)
(rect 376 216 544 232)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Address[7..0]" (rect 5 0 71 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 264 104 320 216))
)
(pin
(input)
(rect 376 144 544 160)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "FPGA_CLK" (rect 5 0 61 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 328 144 376 160))
)
(pin
(input)
(rect 376 248 544 264)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "nOE" (rect 5 0 26 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 320 248 376 264))
)
(pin
(input)
(rect 376 264 544 280)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "nWE" (rect 5 0 28 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 320 264 376 280))
)
(pin
(input)
(rect 376 280 544 296)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "nCE" (rect 5 0 26 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 320 280 376 296))
)
(pin
(output)
(rect 1144 40 1320 56)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "FPGA_LED_1" (rect 90 0 158 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
(annotation_block (location)(rect 1320 40 1376 56))
)
(pin
(output)
(rect 1144 64 1320 80)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "FPGA_LED_2" (rect 90 0 158 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
(annotation_block (location)(rect 1320 64 1376 80))
)
(pin
(output)
(rect 1144 88 1320 104)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "FPGA_LED_3" (rect 90 0 158 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
(annotation_block (location)(rect 1320 88 1376 104))
)
(pin
(bidir)
(rect 368 232 544 248)
(text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6)))
(text "Data[7..0]" (rect 5 0 54 12)(font "Arial" ))
(pt 176 8)
(drawing
(line (pt 120 4)(pt 98 4))
(line (pt 176 8)(pt 124 8))
(line (pt 120 12)(pt 98 12))
(line (pt 98 4)(pt 94 8))
(line (pt 98 12)(pt 94 8))
(line (pt 120 4)(pt 124 8))
(line (pt 124 8)(pt 120 12))
)
(flipy)
(text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect 200 120 256 232))
)
(symbol
(rect 632 104 784 216)
(text "AlteraPLL" (rect 5 0 52 12)(font "Arial" ))
(text "inst" (rect 8 96 25 108)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "areset" (rect 0 0 30 12)(font "Arial" ))
(text "areset" (rect 21 27 51 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 0 48)
(input)
(text "inclk0" (rect 0 0 28 12)(font "Arial" ))
(text "inclk0" (rect 21 43 49 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48))
)
(port
(pt 152 32)
(output)
(text "c0" (rect 0 0 11 12)(font "Arial" ))
(text "c0" (rect 122 27 133 39)(font "Arial" ))
(line (pt 152 32)(pt 136 32))
)
(port
(pt 152 48)
(output)
(text "c1" (rect 0 0 11 12)(font "Arial" ))
(text "c1" (rect 122 43 133 55)(font "Arial" ))
(line (pt 152 48)(pt 136 48))
)
(port
(pt 152 64)
(output)
(text "locked" (rect 0 0 31 12)(font "Arial" ))
(text "locked" (rect 105 59 136 71)(font "Arial" ))
(line (pt 152 64)(pt 136 64))
)
(drawing
(rectangle (rect 16 16 136 96))
)
)
(symbol
(rect 632 16 752 96)
(text "LedBlink" (rect 5 0 46 12)(font "Arial" ))
(text "inst2" (rect 8 64 31 76)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "clk" (rect 0 0 14 12)(font "Arial" ))
(text "clk" (rect 21 27 35 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 120 32)
(output)
(text "led" (rect 0 0 14 12)(font "Arial" ))
(text "led" (rect 88 27 102 39)(font "Arial" ))
(line (pt 120 32)(pt 104 32))
)
(drawing
(rectangle (rect 16 16 104 64))
)
)
(symbol
(rect 952 176 1152 384)
(text "RAM" (rect 5 0 28 12)(font "Arial" ))
(text "inst3" (rect 8 192 31 204)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "clk" (rect 0 0 14 12)(font "Arial" ))
(text "clk" (rect 21 27 35 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 0 48)
(input)
(text "address0[7..0]" (rect 0 0 70 12)(font "Arial" ))
(text "address0[7..0]" (rect 21 43 91 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48)(line_width 3))
)
(port
(pt 0 64)
(input)
(text "we0" (rect 0 0 18 12)(font "Arial" ))
(text "we0" (rect 21 59 39 71)(font "Arial" ))
(line (pt 0 64)(pt 16 64))
)
(port
(pt 0 80)
(input)
(text "oe0" (rect 0 0 17 12)(font "Arial" ))
(text "oe0" (rect 21 75 38 87)(font "Arial" ))
(line (pt 0 80)(pt 16 80))
)
(port
(pt 0 96)
(input)
(text "ce0" (rect 0 0 17 12)(font "Arial" ))
(text "ce0" (rect 21 91 38 103)(font "Arial" ))
(line (pt 0 96)(pt 16 96))
)
(port
(pt 0 112)
(input)
(text "address1[7..0]" (rect 0 0 70 12)(font "Arial" ))
(text "address1[7..0]" (rect 21 107 91 119)(font "Arial" ))
(line (pt 0 112)(pt 16 112)(line_width 3))
)
(port
(pt 0 128)
(input)
(text "we1" (rect 0 0 18 12)(font "Arial" ))
(text "we1" (rect 21 123 39 135)(font "Arial" ))
(line (pt 0 128)(pt 16 128))
)
(port
(pt 0 144)
(input)
(text "oe1" (rect 0 0 17 12)(font "Arial" ))
(text "oe1" (rect 21 139 38 151)(font "Arial" ))
(line (pt 0 144)(pt 16 144))
)
(port
(pt 0 160)
(input)
(text "ce1" (rect 0 0 17 12)(font "Arial" ))
(text "ce1" (rect 21 155 38 167)(font "Arial" ))
(line (pt 0 160)(pt 16 160))
)
(port
(pt 200 32)
(bidir)
(text "data0[7..0]" (rect 0 0 53 12)(font "Arial" ))
(text "data0[7..0]" (rect 138 27 191 39)(font "Arial" ))
(line (pt 200 32)(pt 184 32)(line_width 3))
)
(port
(pt 200 48)
(bidir)
(text "data1[7..0]" (rect 0 0 53 12)(font "Arial" ))
(text "data1[7..0]" (rect 139 43 192 55)(font "Arial" ))
(line (pt 200 48)(pt 184 48)(line_width 3))
)
(drawing
(rectangle (rect 16 16 184 192))
)
)
(connector
(pt 560 256)
(pt 560 624)
)
(connector
(pt 576 240)
(pt 576 624)
(bus)
)
(connector
(pt 592 224)
(pt 592 624)
(bus)
)
(connector
(pt 544 152)
(pt 608 152)
)
(connector
(pt 608 152)
(pt 632 152)
)
(connector
(pt 784 136)
(pt 832 136)
)
(connector
(pt 608 48)
(pt 608 152)
)
(connector
(pt 608 48)
(pt 632 48)
)
(connector
(pt 752 48)
(pt 1144 48)
)
(connector
(pt 1168 160)
(pt 1168 208)
(bus)
)
(connector
(pt 1168 208)
(pt 1152 208)
(bus)
)
(connector
(pt 544 224)
(pt 592 224)
(bus)
)
(connector
(pt 592 224)
(pt 952 224)
(bus)
)
(connector
(pt 952 208)
(pt 832 208)
)
(connector
(pt 544 256)
(pt 560 256)
)
(connector
(pt 560 256)
(pt 952 256)
)
(connector
(pt 544 272)
(pt 904 272)
)
(connector
(pt 904 272)
(pt 904 240)
)
(connector
(pt 952 240)
(pt 904 240)
)
(connector
(pt 920 288)
(pt 544 288)
)
(connector
(pt 920 288)
(pt 920 272)
)
(connector
(pt 920 272)
(pt 952 272)
)
(connector
(pt 888 240)
(pt 888 160)
(bus)
)
(connector
(pt 1168 160)
(pt 888 160)
(bus)
)
(connector
(pt 544 240)
(pt 576 240)
(bus)
)
(connector
(pt 576 240)
(pt 888 240)
(bus)
)
(connector
(pt 832 72)
(pt 1144 72)
)
(connector
(pt 832 136)
(pt 832 72)
)
(connector
(pt 784 152)
(pt 856 152)
)
(connector
(pt 856 152)
(pt 856 96)
)
(connector
(pt 856 96)
(pt 1144 96)
)
(connector
(pt 832 208)
(pt 832 304)
)
(connector
(pt 832 304)
(pt 608 304)
)
(connector
(pt 608 152)
(pt 608 304)
)
(connector
(pt 608 304)
(pt 608 624)
)
(junction (pt 608 152))
(junction (pt 592 224))
(junction (pt 560 256))
(junction (pt 576 240))
(junction (pt 608 304))