altera/MainController/MainController.bdf
sokolovstanislav 6bb13aec36 Откорректировал блок памяти RAM для возможной работы с двумя устройствами одновременно. Одно из них - внешний контроллер. Вторым будет блок сбора информации для обновления данных. Сейчас в блоке памяти нет взаимной блокировки для двух независимых процессов и, существует возможность записать в одну и ту же ячейку памяти в один и тот же момент времени разные значения. В нашем проекте поскольку дальше будет введено ограничение, которое обяжет писать служебные и критические (напрямую участвующие в алгоритмах работы преобразователем частоты) данные только в определенные заранее известные регистры, такое невозможно. Память на уровне использования программистом будет поделена две области. Ту, в которую можно писать и считать записанное значение и ту, из которой можно будет только считать значения. Со стороны устройства будут использованы для записи только те ячейки, которые процессор будет только читать. Со стороны процессора будут использованы для записи только те ячейки, которые блоки внутри устройства будут только читать.
2024-03-04 18:16:35 +03:00

292 lines
6.6 KiB
Plaintext

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
(input)
(rect 376 248 544 264)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "WR" (rect 5 0 23 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 376 216 544 232)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Address[7..0]" (rect 5 0 72 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 376 264 544 280)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Clk" (rect 5 0 22 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 376 144 544 160)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Clk50MHh" (rect 5 0 56 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(bidir)
(rect 368 232 544 248)
(text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6)))
(text "Data[15..0]" (rect 5 0 61 12)(font "Arial" ))
(pt 176 8)
(drawing
(line (pt 120 4)(pt 98 4))
(line (pt 176 8)(pt 124 8))
(line (pt 120 12)(pt 98 12))
(line (pt 98 4)(pt 94 8))
(line (pt 98 12)(pt 94 8))
(line (pt 120 4)(pt 124 8))
(line (pt 124 8)(pt 120 12))
)
(flipy)
(text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6)))
)
(symbol
(rect 632 104 784 216)
(text "AlteraPLL" (rect 5 0 52 12)(font "Arial" ))
(text "inst" (rect 8 96 25 108)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "areset" (rect 0 0 30 12)(font "Arial" ))
(text "areset" (rect 21 27 51 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 0 48)
(input)
(text "inclk0" (rect 0 0 28 12)(font "Arial" ))
(text "inclk0" (rect 21 43 49 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48))
)
(port
(pt 152 32)
(output)
(text "c0" (rect 0 0 11 12)(font "Arial" ))
(text "c0" (rect 122 27 133 39)(font "Arial" ))
(line (pt 152 32)(pt 136 32))
)
(port
(pt 152 48)
(output)
(text "c1" (rect 0 0 11 12)(font "Arial" ))
(text "c1" (rect 122 43 133 55)(font "Arial" ))
(line (pt 152 48)(pt 136 48))
)
(port
(pt 152 64)
(output)
(text "locked" (rect 0 0 31 12)(font "Arial" ))
(text "locked" (rect 105 59 136 71)(font "Arial" ))
(line (pt 152 64)(pt 136 64))
)
(drawing
(rectangle (rect 16 16 136 96))
)
)
(symbol
(rect 848 160 1048 304)
(text "RAM" (rect 5 0 28 12)(font "Arial" ))
(text "inst1" (rect 24 128 47 140)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "clk" (rect 0 0 14 12)(font "Arial" ))
(text "clk" (rect 21 27 35 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 0 64)
(input)
(text "address0[7..0]" (rect 0 0 70 12)(font "Arial" ))
(text "address0[7..0]" (rect 24 56 94 68)(font "Arial" ))
(line (pt 0 64)(pt 16 64)(line_width 3))
)
(port
(pt 0 96)
(input)
(text "wr0" (rect 0 0 16 12)(font "Arial" ))
(text "wr0" (rect 24 88 40 100)(font "Arial" ))
(line (pt 0 96)(pt 16 96))
)
(port
(pt 0 112)
(input)
(text "clk0" (rect 0 0 20 12)(font "Arial" ))
(text "clk0" (rect 24 104 44 116)(font "Arial" ))
(line (pt 0 112)(pt 16 112))
)
(port
(pt 200 64)
(input)
(text "address1[7..0]" (rect 0 0 70 12)(font "Arial" ))
(text "address1[7..0]" (rect 120 56 190 68)(font "Arial" ))
(line (pt 184 64)(pt 200 64)(line_width 3))
)
(port
(pt 200 96)
(input)
(text "wr1" (rect 0 0 16 12)(font "Arial" ))
(text "wr1" (rect 160 88 176 100)(font "Arial" ))
(line (pt 184 96)(pt 200 96))
)
(port
(pt 200 112)
(input)
(text "clk1" (rect 0 0 20 12)(font "Arial" ))
(text "clk1" (rect 160 104 180 116)(font "Arial" ))
(line (pt 184 112)(pt 200 112))
)
(port
(pt 0 80)
(bidir)
(text "data0[15..0]" (rect 0 0 59 12)(font "Arial" ))
(text "data0[15..0]" (rect 24 72 83 84)(font "Arial" ))
(line (pt 16 80)(pt 0 80)(line_width 3))
)
(port
(pt 200 80)
(bidir)
(text "data1[15..0]" (rect 0 0 59 12)(font "Arial" ))
(text "data1[15..0]" (rect 128 72 187 84)(font "Arial" ))
(line (pt 200 80)(pt 184 80)(line_width 3))
)
(drawing
(rectangle (rect 16 16 184 128))
)
)
(connector
(pt 560 256)
(pt 560 624)
)
(connector
(pt 576 240)
(pt 576 624)
(bus)
)
(connector
(pt 592 224)
(pt 592 624)
(bus)
)
(connector
(pt 608 152)
(pt 608 624)
)
(connector
(pt 544 152)
(pt 608 152)
)
(connector
(pt 608 152)
(pt 632 152)
)
(connector
(pt 784 136)
(pt 832 136)
)
(connector
(pt 832 192)
(pt 848 192)
)
(connector
(pt 832 136)
(pt 832 192)
)
(connector
(pt 544 272)
(pt 848 272)
)
(connector
(pt 544 224)
(pt 592 224)
(bus)
)
(connector
(pt 592 224)
(pt 848 224)
(bus)
)
(connector
(pt 544 240)
(pt 576 240)
(bus)
)
(connector
(pt 576 240)
(pt 848 240)
(bus)
)
(connector
(pt 544 256)
(pt 560 256)
)
(connector
(pt 560 256)
(pt 848 256)
)
(junction (pt 608 152))
(junction (pt 592 224))
(junction (pt 576 240))
(junction (pt 560 256))