From 8c0178953ab8f1c59356a75d868cb3de381945d9 Mon Sep 17 00:00:00 2001 From: sokolovstanislav Date: Tue, 12 Mar 2024 17:54:31 +0300 Subject: [PATCH] =?UTF-8?q?=D0=98=D0=B7=D0=BC=D0=B5=D0=BD=D0=B8=D0=BB?= =?UTF-8?q?=D0=B8=20=D0=B1=D0=BB=D0=BE=D0=BA=20=D0=BF=D0=B0=D0=BC=D1=8F?= =?UTF-8?q?=D1=82=D0=B8=20RAM=20=D0=B2=20=D1=81=D0=BE=D0=BE=D1=82=D0=B2?= =?UTF-8?q?=D0=B5=D1=82=D1=81=D1=82=D0=B2=D0=B8=D0=B5=20=D1=81=20=D0=B4?= =?UTF-8?q?=D0=B8=D0=B0=D0=B3=D1=80=D0=B0=D0=BC=D0=BC=D0=BE=D0=B9=20=D0=BD?= =?UTF-8?q?=D0=B0=20=D1=81=D1=82=D1=80=D0=B0=D0=BD=D0=B8=D1=86=D0=B5=20571?= =?UTF-8?q?=20=D1=82=D0=B5=D1=85=D0=BD=D0=B8=D1=87=D0=B5=D1=81=D0=BA=D0=BE?= =?UTF-8?q?=D0=B3=D0=BE=20=D0=BE=D0=BF=D0=B8=D1=81=D0=B0=D0=BD=D0=B8=D1=8F?= =?UTF-8?q?=20GD32F403=5FUser=5FManual.=20=D0=9F=D0=BE=D1=81=D0=BB=D0=B5?= =?UTF-8?q?=20=D1=81=D0=B8=D0=BD=D1=82=D0=B5=D0=B7=D0=B0=20quartus=20?= =?UTF-8?q?=D1=80=D0=B0=D1=81=D0=BF=D0=BE=D0=B7=D0=BD=D0=B0=D0=BB=20=D0=B1?= =?UTF-8?q?=D0=BB=D0=BE=D0=BA=20=D0=BA=D0=B0=D0=BA=20=D0=B0=D1=81=D0=B8?= =?UTF-8?q?=D0=BD=D1=85=D1=80=D0=BE=D0=BD=D0=BD=D1=83=D1=8E=20=D0=BF=D0=B0?= =?UTF-8?q?=D0=BC=D1=8F=D1=82=D1=8C.=20=D0=92=D1=8B=D0=B2=D0=B5=D0=BB?= =?UTF-8?q?=D0=B8=20=D0=BD=D0=B0=20=D1=81=D0=B2=D0=B5=D1=82=D0=BE=D0=B4?= =?UTF-8?q?=D0=B8=D0=BE=D0=B4=D1=8B=20=D1=81=D0=B8=D0=BD=D1=85=D1=80=D0=BE?= =?UTF-8?q?=D1=81=D0=B8=D0=B3=D0=BD=D0=B0=D0=BB=D1=8B=20=D0=B8=D0=B7=20?= =?UTF-8?q?=D0=B1=D0=BB=D0=BE=D0=BA=D0=B0=20PLL=20=D0=B4=D0=BB=D1=8F=20?= =?UTF-8?q?=D0=BF=D1=80=D0=BE=D0=B2=D0=B5=D1=80=D0=BA=D0=B8=20=D0=BD=D0=B0?= =?UTF-8?q?=20=D0=BE=D1=81=D1=86=D0=B8=D0=BB=D0=BB=D0=BE=D0=B3=D1=80=D0=B0?= =?UTF-8?q?=D1=84=D0=B5.?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit --- MainController/MainController.bdf | 233 +- MainController/MainController.qsf | 4 + MainController/RAM.bsf | 44 +- MainController/RAM.vhd | 164 +- .../MainController.root_partition.cmp.ammdb | Bin 449 -> 867 bytes .../MainController.root_partition.cmp.cdb | Bin 5983 -> 13578 bytes .../MainController.root_partition.cmp.hdb | Bin 13564 -> 19706 bytes .../MainController.root_partition.cmp.rcfdb | Bin 4888 -> 14679 bytes .../MainController.root_partition.map.cdb | Bin 4765 -> 10871 bytes .../MainController.root_partition.map.dpi | Bin 3865 -> 3878 bytes ...MainController.root_partition.map.hbdb.cdb | Bin 1445 -> 2635 bytes ...Controller.root_partition.map.hbdb.hb_info | Bin 46 -> 48 bytes ...MainController.root_partition.map.hbdb.hdb | Bin 13012 -> 17854 bytes ...MainController.root_partition.map.hbdb.sig | 2 +- .../MainController.root_partition.map.hdb | Bin 13694 -> 18562 bytes .../MainController.root_partition.map.kpt | Bin 15240 -> 2938 bytes .../output_files/MainController.done | 2 +- .../output_files/MainController.eda.rpt | 10 +- .../output_files/MainController.fit.rpt | 1090 +++-- .../output_files/MainController.fit.summary | 16 +- .../output_files/MainController.flow.rpt | 32 +- .../output_files/MainController.jdi | 2 +- .../output_files/MainController.map.rpt | 2774 +++--------- .../output_files/MainController.map.summary | 16 +- .../output_files/MainController.pin | 4 +- .../output_files/MainController.sof | Bin 703969 -> 703969 bytes .../output_files/MainController.sta.rpt | 2828 +++++++----- .../output_files/MainController.sta.summary | 30 +- .../simulation/modelsim/MainController.vho | 3825 +++++++++++++---- .../MainController_8_1200mv_0c_slow.vho | 3825 +++++++++++++---- .../MainController_8_1200mv_0c_vhd_slow.sdo | 2985 ++++++++++--- .../MainController_8_1200mv_85c_slow.vho | 3825 +++++++++++++---- .../MainController_8_1200mv_85c_vhd_slow.sdo | 2985 ++++++++++--- .../MainController_min_1200mv_0c_fast.vho | 3825 +++++++++++++---- .../MainController_min_1200mv_0c_vhd_fast.sdo | 2975 ++++++++++--- .../modelsim/MainController_modelsim.xrf | 219 +- .../modelsim/MainController_vhd.sdo | 2985 ++++++++++--- 37 files changed, 24867 insertions(+), 9833 deletions(-) diff --git a/MainController/MainController.bdf b/MainController/MainController.bdf index 246509c..f645a27 100644 --- a/MainController/MainController.bdf +++ b/MainController/MainController.bdf @@ -121,6 +121,40 @@ applicable agreement for further details. ) (annotation_block (location)(rect 1320 40 1376 56)) ) +(pin + (output) + (rect 1144 64 1320 80) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "FPGA_LED_2" (rect 90 0 158 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)) + (line (pt 52 4)(pt 78 4)) + (line (pt 52 12)(pt 78 12)) + (line (pt 52 12)(pt 52 4)) + (line (pt 78 4)(pt 82 8)) + (line (pt 82 8)(pt 78 12)) + (line (pt 78 12)(pt 82 8)) + ) + (annotation_block (location)(rect 1320 64 1376 80)) +) +(pin + (output) + (rect 1144 88 1320 104) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "FPGA_LED_3" (rect 90 0 158 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)) + (line (pt 52 4)(pt 78 4)) + (line (pt 52 12)(pt 78 12)) + (line (pt 52 12)(pt 52 4)) + (line (pt 78 4)(pt 82 8)) + (line (pt 82 8)(pt 78 12)) + (line (pt 78 12)(pt 82 8)) + ) + (annotation_block (location)(rect 1320 88 1376 104)) +) (pin (bidir) (rect 368 232 544 248) @@ -206,9 +240,9 @@ applicable agreement for further details. ) ) (symbol - (rect 952 176 1152 352) + (rect 952 176 1152 384) (text "RAM" (rect 5 0 28 12)(font "Arial" )) - (text "inst1" (rect 8 160 31 172)(font "Arial" )) + (text "inst3" (rect 8 192 31 204)(font "Arial" )) (port (pt 0 32) (input) @@ -226,38 +260,52 @@ applicable agreement for further details. (port (pt 0 64) (input) - (text "wr0" (rect 0 0 16 12)(font "Arial" )) - (text "wr0" (rect 21 59 37 71)(font "Arial" )) + (text "we0" (rect 0 0 18 12)(font "Arial" )) + (text "we0" (rect 21 59 39 71)(font "Arial" )) (line (pt 0 64)(pt 16 64)) ) (port (pt 0 80) (input) - (text "clk0" (rect 0 0 20 12)(font "Arial" )) - (text "clk0" (rect 21 75 41 87)(font "Arial" )) + (text "oe0" (rect 0 0 17 12)(font "Arial" )) + (text "oe0" (rect 21 75 38 87)(font "Arial" )) (line (pt 0 80)(pt 16 80)) ) (port (pt 0 96) (input) - (text "address1[7..0]" (rect 0 0 70 12)(font "Arial" )) - (text "address1[7..0]" (rect 21 91 91 103)(font "Arial" )) - (line (pt 0 96)(pt 16 96)(line_width 3)) + (text "ce0" (rect 0 0 17 12)(font "Arial" )) + (text "ce0" (rect 21 91 38 103)(font "Arial" )) + (line (pt 0 96)(pt 16 96)) ) (port (pt 0 112) (input) - (text "wr1" (rect 0 0 16 12)(font "Arial" )) - (text "wr1" (rect 21 107 37 119)(font "Arial" )) - (line (pt 0 112)(pt 16 112)) + (text "address1[7..0]" (rect 0 0 70 12)(font "Arial" )) + (text "address1[7..0]" (rect 21 107 91 119)(font "Arial" )) + (line (pt 0 112)(pt 16 112)(line_width 3)) ) (port (pt 0 128) (input) - (text "clk1" (rect 0 0 20 12)(font "Arial" )) - (text "clk1" (rect 21 123 41 135)(font "Arial" )) + (text "we1" (rect 0 0 18 12)(font "Arial" )) + (text "we1" (rect 21 123 39 135)(font "Arial" )) (line (pt 0 128)(pt 16 128)) ) + (port + (pt 0 144) + (input) + (text "oe1" (rect 0 0 17 12)(font "Arial" )) + (text "oe1" (rect 21 139 38 151)(font "Arial" )) + (line (pt 0 144)(pt 16 144)) + ) + (port + (pt 0 160) + (input) + (text "ce1" (rect 0 0 17 12)(font "Arial" )) + (text "ce1" (rect 21 155 38 167)(font "Arial" )) + (line (pt 0 160)(pt 16 160)) + ) (port (pt 200 32) (bidir) @@ -273,7 +321,7 @@ applicable agreement for further details. (line (pt 200 48)(pt 184 48)(line_width 3)) ) (drawing - (rectangle (rect 16 16 184 160)) + (rectangle (rect 16 16 184 192)) ) ) (connector @@ -302,34 +350,10 @@ applicable agreement for further details. (pt 784 136) (pt 832 136) ) -(connector - (pt 832 192) - (pt 848 192) -) -(connector - (pt 832 136) - (pt 832 192) -) -(connector - (pt 544 272) - (pt 848 272) -) -(connector - (pt 544 256) - (pt 560 256) -) -(connector - (pt 560 256) - (pt 848 256) -) (connector (pt 608 48) (pt 608 152) ) -(connector - (pt 608 152) - (pt 608 624) -) (connector (pt 608 48) (pt 632 48) @@ -338,36 +362,6 @@ applicable agreement for further details. (pt 752 48) (pt 1144 48) ) -(connector - (pt 544 224) - (pt 592 224) - (bus) -) -(connector - (pt 592 224) - (pt 952 224) - (bus) -) -(connector - (pt 936 240) - (pt 936 160) - (bus) -) -(connector - (pt 544 240) - (pt 576 240) - (bus) -) -(connector - (pt 576 240) - (pt 936 240) - (bus) -) -(connector - (pt 936 160) - (pt 1168 160) - (bus) -) (connector (pt 1168 160) (pt 1168 208) @@ -379,10 +373,109 @@ applicable agreement for further details. (bus) ) (connector + (pt 544 224) + (pt 592 224) + (bus) +) +(connector + (pt 592 224) + (pt 952 224) + (bus) +) +(connector + (pt 952 208) + (pt 832 208) +) +(connector + (pt 544 256) + (pt 560 256) +) +(connector + (pt 560 256) + (pt 952 256) +) +(connector + (pt 544 272) + (pt 904 272) +) +(connector + (pt 904 272) + (pt 904 240) +) +(connector + (pt 952 240) + (pt 904 240) +) +(connector + (pt 920 288) (pt 544 288) - (pt 848 288) +) +(connector + (pt 920 288) + (pt 920 272) +) +(connector + (pt 920 272) + (pt 952 272) +) +(connector + (pt 888 240) + (pt 888 160) + (bus) +) +(connector + (pt 1168 160) + (pt 888 160) + (bus) +) +(connector + (pt 544 240) + (pt 576 240) + (bus) +) +(connector + (pt 576 240) + (pt 888 240) + (bus) +) +(connector + (pt 832 72) + (pt 1144 72) +) +(connector + (pt 832 136) + (pt 832 72) +) +(connector + (pt 784 152) + (pt 856 152) +) +(connector + (pt 856 152) + (pt 856 96) +) +(connector + (pt 856 96) + (pt 1144 96) +) +(connector + (pt 832 208) + (pt 832 304) +) +(connector + (pt 832 304) + (pt 608 304) +) +(connector + (pt 608 152) + (pt 608 304) +) +(connector + (pt 608 304) + (pt 608 624) ) (junction (pt 608 152)) (junction (pt 592 224)) (junction (pt 560 256)) (junction (pt 576 240)) +(junction (pt 608 304)) diff --git a/MainController/MainController.qsf b/MainController/MainController.qsf index 6613a1b..0151a4b 100644 --- a/MainController/MainController.qsf +++ b/MainController/MainController.qsf @@ -99,4 +99,8 @@ set_location_assignment PIN_217 -to nOE set_location_assignment PIN_218 -to nWE set_location_assignment PIN_219 -to nCE set_location_assignment PIN_31 -to FPGA_CLK +set_location_assignment PIN_167 -to FPGA_LED_2 +set_location_assignment PIN_168 -to FPGA_LED_3 +set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_LED_2 +set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_LED_3 set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/MainController/RAM.bsf b/MainController/RAM.bsf index 4a53d03..12b4098 100644 --- a/MainController/RAM.bsf +++ b/MainController/RAM.bsf @@ -20,9 +20,9 @@ applicable agreement for further details. */ (header "symbol" (version "1.1")) (symbol - (rect 16 16 216 192) + (rect 16 16 216 224) (text "RAM" (rect 5 0 29 12)(font "Arial" )) - (text "inst" (rect 8 160 20 172)(font "Arial" )) + (text "inst" (rect 8 192 20 204)(font "Arial" )) (port (pt 0 32) (input) @@ -40,38 +40,52 @@ applicable agreement for further details. (port (pt 0 64) (input) - (text "wr0" (rect 0 0 14 12)(font "Arial" )) - (text "wr0" (rect 21 59 35 71)(font "Arial" )) + (text "we0" (rect 0 0 15 12)(font "Arial" )) + (text "we0" (rect 21 59 36 71)(font "Arial" )) (line (pt 0 64)(pt 16 64)(line_width 1)) ) (port (pt 0 80) (input) - (text "clk0" (rect 0 0 15 12)(font "Arial" )) - (text "clk0" (rect 21 75 36 87)(font "Arial" )) + (text "oe0" (rect 0 0 14 12)(font "Arial" )) + (text "oe0" (rect 21 75 35 87)(font "Arial" )) (line (pt 0 80)(pt 16 80)(line_width 1)) ) (port (pt 0 96) (input) - (text "address1[7..0]" (rect 0 0 55 12)(font "Arial" )) - (text "address1[7..0]" (rect 21 91 76 103)(font "Arial" )) - (line (pt 0 96)(pt 16 96)(line_width 3)) + (text "ce0" (rect 0 0 14 12)(font "Arial" )) + (text "ce0" (rect 21 91 35 103)(font "Arial" )) + (line (pt 0 96)(pt 16 96)(line_width 1)) ) (port (pt 0 112) (input) - (text "wr1" (rect 0 0 12 12)(font "Arial" )) - (text "wr1" (rect 21 107 33 119)(font "Arial" )) - (line (pt 0 112)(pt 16 112)(line_width 1)) + (text "address1[7..0]" (rect 0 0 55 12)(font "Arial" )) + (text "address1[7..0]" (rect 21 107 76 119)(font "Arial" )) + (line (pt 0 112)(pt 16 112)(line_width 3)) ) (port (pt 0 128) (input) - (text "clk1" (rect 0 0 14 12)(font "Arial" )) - (text "clk1" (rect 21 123 35 135)(font "Arial" )) + (text "we1" (rect 0 0 14 12)(font "Arial" )) + (text "we1" (rect 21 123 35 135)(font "Arial" )) (line (pt 0 128)(pt 16 128)(line_width 1)) ) + (port + (pt 0 144) + (input) + (text "oe1" (rect 0 0 12 12)(font "Arial" )) + (text "oe1" (rect 21 139 33 151)(font "Arial" )) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "ce1" (rect 0 0 12 12)(font "Arial" )) + (text "ce1" (rect 21 155 33 167)(font "Arial" )) + (line (pt 0 160)(pt 16 160)(line_width 1)) + ) (port (pt 200 32) (bidir) @@ -87,6 +101,6 @@ applicable agreement for further details. (line (pt 200 48)(pt 184 48)(line_width 3)) ) (drawing - (rectangle (rect 16 16 184 160)(line_width 1)) + (rectangle (rect 16 16 184 192)(line_width 1)) ) ) diff --git a/MainController/RAM.vhd b/MainController/RAM.vhd index 24832e1..5b01e8e 100644 --- a/MainController/RAM.vhd +++ b/MainController/RAM.vhd @@ -10,13 +10,15 @@ entity RAM is data0 : inout std_logic_vector(7 downto 0); address0 : in std_logic_vector(7 downto 0); - wr0 : in std_logic; - clk0 : in std_logic; + we0 : in std_logic; + oe0 : in std_logic; + ce0 : in std_logic; data1 : inout std_logic_vector(7 downto 0); address1 : in std_logic_vector(7 downto 0); - wr1 : in std_logic; - clk1 : in std_logic + we1 : in std_logic; + oe1 : in std_logic; + ce1 : in std_logic ); end entity; @@ -25,46 +27,134 @@ architecture behavorial of RAM is type mem is array (255 downto 0) of std_logic_vector(7 downto 0); signal memory : mem; -signal clk0Prev : std_logic := '0'; -signal clk1Prev : std_logic := '0'; +signal we0Prev : std_logic := '0'; +signal oe0Prev : std_logic := '0'; +signal ce0Prev : std_logic := '0'; + +signal we1Prev : std_logic := '0'; +signal oe1Prev : std_logic := '0'; +signal ce1Prev : std_logic := '0'; + +type MemoryMachine is (Waiting, Writing, Reading); +signal stateMM0 : MemoryMachine := Waiting; +signal stateMM1 : MemoryMachine := Waiting; begin + -- автомат для работы с памятью со стороны контроллера process(clk) - variable addr0 : integer range 0 to 255; - variable addr1 : integer range 0 to 255; + variable addr : integer range 0 to 255 := 0; begin if rising_edge(clk) then - - if clk1 = '1' and clk1Prev = '0' then - addr1 := conv_integer(address1); -- переменной addr1 присваивается новое значение сразу. Удобно для преобразования типов. - if (wr1 = '0') then - memory(addr1) <= data1; -- тут уже новое значение переменной addr1 - else - data1 <= memory(addr1); - end if; - end if; - if clk1 = '0' and clk1Prev = '1' then - data1 <= (others => 'Z'); - end if; - - clk1Prev <= clk1; - - if clk0 = '1' and clk0Prev = '0' then - addr0 := conv_integer(address0); -- переменной addr0 присваивается новое значение сразу. Удобно для преобразования типов. - if (wr0 = '0') then - memory(addr0) <= data0; -- тут уже новое значение переменной addr0 - else - data0 <= memory(addr0); - end if; - end if; - if clk0 = '0' and clk0Prev = '1' then - data0 <= (others => 'Z'); - end if; - - clk0Prev <= clk0; - + case stateMM0 is + when Waiting => + if ce0 = '0' and ce0Prev = '1' then + addr := conv_integer(address0); + if oe0 = '0' then -- этот if можно перенести на следующий такт, чтобы успела установиться ножка output enable + stateMM0 <= Reading; + else + stateMM0 <= Writing; + end if; + else + addr := 0; + data0 <= (others => 'Z'); + end if; + when Reading => + data0 <= memory(addr); + if oe0 = '1' and oe0Prev = '0' then + stateMM0 <= Waiting; + elsif ce0 = '1' then + stateMM0 <= Waiting; + end if; + when Writing => + if we0 = '0' and we0Prev = '1' then + memory(addr) <= data0; + stateMM0 <= Waiting; + elsif ce0 = '1' then + stateMM0 <= Waiting; + end if; + when others => + end case; + oe0Prev <= oe0; + ce0Prev <= ce0; + we0Prev <= we0; end if; end process; + -- автомат для работы с памятью со стороны контроллера + process(clk) + variable addr : integer range 0 to 255 := 0; + begin + if rising_edge(clk) then + case stateMM1 is + when Waiting => + if ce1 = '0' and ce1Prev = '1' then + addr := conv_integer(address1); + if oe1 = '0' then -- этот if можно перенести на следующий такт, чтобы успела установиться ножка output enable + stateMM1 <= Reading; + else + stateMM1 <= Writing; + end if; + else + addr := 0; + data1 <= (others => 'Z'); + end if; + when Reading => + data1 <= memory(addr); + if oe1 = '1' and oe1Prev = '0' then + stateMM1 <= Waiting; + elsif ce0 = '1' then + stateMM1 <= Waiting; + end if; + when Writing => + if we1 = '0' and we1Prev = '1' then + memory(addr) <= data1; + stateMM1 <= Waiting; + elsif ce0 = '1' then + stateMM1 <= Waiting; + end if; + when others => + end case; + oe1Prev <= oe1; + ce1Prev <= ce1; + we1Prev <= we1; + end if; + end process; + + +-- process(clk) +-- variable addr : integer range 0 to 255; +-- begin +-- if rising_edge(clk) then +-- if clk = '1' and clkPrev = '0' then +-- addr := conv_integer(address1); -- переменной addr1 присваивается новое значение сразу. Удобно для преобразования типов. +-- if (wr1 = '0') then +-- memory(addr1) <= data1; -- тут уже новое значение переменной addr1 +-- else +-- data1 <= memory(addr1); +-- end if; +-- end if; +-- if clk1 = '0' and clk1Prev = '1' then +-- data1 <= (others => 'Z'); +-- end if; +-- +-- clk1Prev <= clk1; +-- +-- if clk0 = '1' and clk0Prev = '0' then +-- addr0 := conv_integer(address0); -- переменной addr0 присваивается новое значение сразу. Удобно для преобразования типов. +-- if (wr0 = '0') then +-- memory(addr0) <= data0; -- тут уже новое значение переменной addr0 +-- else +-- data0 <= memory(addr0); +-- end if; +-- end if; +-- if clk0 = '0' and clk0Prev = '1' then +-- data0 <= (others => 'Z'); +-- end if; +-- +-- clk0Prev <= clk0; +-- +-- end if; +-- end process; + end behavorial; \ No newline at end of file diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.ammdb b/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.ammdb index 74bcb7285f6d14639bcbe1f1e6e6a25206730f02..bc576a4a2b22823d8fcda2fd7a7afd2daedc1473 100644 GIT binary patch delta 738 zcmV<80v-Lq1LFpeM}G_u000000012W00000002z@0000000000003hH00000004La z>{m@|6hRQJ{YW&TFozItaoHcB9zEvjL6Kl`ivcANa#RF=gP;e&kAotjo=k!l{S&!F zy@w>^X3Q~Ks;7Hv8)t@bvVlMb(zDg|`qiuI>K@W0JbyK!Yx1T?MD;{}wRL>P zQ+S`nA0YZnVLS=;4`wF16!H=Am|~ybWtpI@kl%OsY7t&@PU|7)Jo^g#e|R(SeFNV} z4&PPa4-7u5z7p5g+uN&>4DTbyrcBX{j^}g~{BlXZ!dX^2zPd7X0{>C_XO-V&{V%<7 zyt4RV>o4LjtADpFz9@cGe_1_c@m2K|tv_l#W9Zi!J;=OIq@5cwnEOI{*xNVY>hTkt zCwHDdX@mE|`I0j*Qi1;_)^`oRtB*u;@s8W}_nD9XPV-#~^|`Cco`-tG_}FeKele`y zQofg&>kVE%XjSp;ethK%^{gkyVuyM(5@{9ssrh5Jo`2|t-BG(=Pm{kYkMS3E7X6p@ zYwQp4QvQhuzZ=Dm{deGR(V4JcvRszX!PJs8v_z#%a;NM|=QT(d@ zSrN;l1A4S3X}w-(K7IX5K-VJu7QYPqq0xUE_(oJ8iU(c%kU#M4$E=YXGi!t7>qIzva`)l`8NL?ZRpT8*nsb7jbocfM~dWRqD U|D&>(@;#iShq>|o0+V+EN?0IxEC2ui delta 317 zcmaFNc9403d%X=C0~k~@LTFzI1tt$d#VQ!zOxehF$UvaY|F$Fh!IQ@)zI&wBw0ZKb zmHCQRopvodI^V10>6K>r?3=blX6m92g@}w>AO7z={r9K-!j7J|)|=L!h*@&)+4^%C z?KycBS$T3+8VvqEoaZk2Kdu-5^xoGcZX)0PmACnSo_nCJeCXQ}{(0Annc}PWu^7 zkEQ#>U)5^w`;(W#7@iFP diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.cdb b/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.cdb index e97013883981158bba5cb835a264e518cc669e99..8e5080de88648a2d798ffda3c0647a09b1cf88c4 100644 GIT binary patch literal 13578 zcmeI3^K+$7(CA~^HcyNbZ|rPro){b3ww>(8wv*jB**MwQwr%U?``%mkuXyWIHSC$` zd1kt+pC1Mb3=FIq5&SC!1GD~u^DEadb8@z_wFEIZ%|1U)V{@=0(_?a(q4Dq7tMp7D9 zrkj}r+g^&Rw)rV5JUAwMJ}b(!$|$uv)AU`E_Q$X}flP_@iaF6AY6NODrFkWU9x?|9@a5?5xojj_zu$2I3J=Lz@Aw~l4Pl9G~*xP5&syPg{oMsAa5nP!97-zjFJX-3Y= z{Clr+YKo~n8`HL(&Mgdp4~r(4{n9$6b@8FhwRFPzw9ugzUr27HmhoO7q3pNiT(~~J zhY`UI&4w)p6$8i9+`k#@rbgb&DAk(#M34I+D^4H-?{ZQGsgveT=0?yeCLlhVCE!Gd17+^jj&q zPugNMjrZs0+p9j=TLp8>?oG}Uy}CNseT%cJ-X9u-?9Uf#S8|7|S0^q(d(Wo=&-LfN zp6XqnU4(m&hI*z(t9QYK`=PU0*kunrpr@_#Q~!@RRNt!yafk;-!)Ic~w+Wqw%>^*1 z0S8thMwGTp*k1jE!i$$-o;jYm8;;D}L4ED-F%19FmWw;6zy6r$SpJ0-mtt&t!%sZT z|8NmviD_@Uq})~cV#X$iz}<|Et%miBBR>N?ch^m+!Q%f|764xSGd9*U`eORMgZ1L1 zD?Uap_KQZ(A8V-t{Vly;6uf#GtywDPH5aeLEpuORW|sc%hW_`2 z{`boLe;cA_Yo$ky-Me-5vD5F}XC5~AXU4zBvfqGtk9 z`!D0myM9`$a;U1>4++NI>bWFd>Z#rsqFfEiKjQvvTjeLLi-G09Ejny`jZ?wh)c{8D`MvCoNen7xg zsQqeOk96ZFxxC+iO2|UJ61bEaQP1uAJO8yZ?!J%Gs5$bV?W{T>7QH`bFh0JKevYB( z=`D)6FV|>~^{rUt?oRP%Jv#P}?y5YPsn*pV-J)%d=uxz^4F#O;&Y97*Jf_Ozt$Gu; zKLAzO>CUzn?NKIL@-pA-gx+1xTwcQ!@;q7T)qWDE(+R3eI7SqT7G%+>NnF>Civ*-7 z(o>p(3LLNpmX(wy#fa2109_UqpuTN6ocDEgbc;T8I=hHR6CY#rbXIi8r*#YLvj#j` z;p)05as|5C1O#N^^G4Z2v_ns+o&=%iD$!4b6Fp}(4g4{ZO$as;etsh5GQ1sMjl_Pe zy>vR>RVh8Jw0jJCyW4BOGPs!ruKsYvwAFaW?5vEwk@1J~6UOP8VKZ$YA;}zuBqiVS)808lHZ)q33gd#7y z|MAi3-HI$#oKEJi6LxZY={5S!-?Own{FeitUv8;KH+!!AfxY`UclV)Ti03bh)N}7?kw=3eT?2Nz+Bt#@)GnE4p6SDZY zy)v=kCI>lKDw*GqLKCUU(v}2wj0(E7kfbWUuWpa_dN$Wlr<;xYHF##PHMYixbqxD8 z>TdpRGuRf)A$+;tgO|&p>WN&^<}(@jjrHrIG2$?e}@mCpEe zZY)lLg+{Tg#-gUU#QQ|efZnEAcbq!9-B6JudK(U|AqGHV;c9vposR>p$OL`6e%~qv zLJJ=TEY1oIg0eCPNeV+Lgym_a-B(~ZSPlxq& z{|!L<l%Y@1xu)*9;~FI)s-Y; zraM_8z7PP0ML2iYEWUc_aKNW#!*B79JZqVjeQl}a4T7ZfMm*(Ipx<+>_HjOWDN=Oc zav4)4E8B_hy;3eY>qAMw%q5>qZKW1>2mot1J>k#wHoUVMb|`^cYX0v~;ts<5Y%)5{ z>`DtwpxgGP*R}UPGHiLU z}$u~6UW!Cbl z@f>yqqW=ZFNPU+pxYjRkn*5CXAPU{vgq#clC%Dw#ttYr#)ajjKUDd~K=)$#=#fSWT z5a~Guuyn7FypF87Q4O!X01h2Axuk{ef#ybouXFTHbJ9I?`YWM#s0 z%R$x8o*Sg!ef8v!_gi@27H!noW+X`fkml^D&k`3EFZS~IfXd%ZH$}yfr&W@|o4c$= zJ+&0Lnd`IY8%or>tA2n>k?woa``%Woq=b3T6^7Sco1pJ7KS%tv1Dc3pe5U~*%aqno zEiSGl)b;!)cNX~)Q14`&d0IA=p7|f`yiS#XjV4`Qu#s!_Tx>3T1mmBtYLChqlUYnW|pVxYa{`eE!x4E3|g0WL%p)gYEwltIS9~=$9!lmV zGKNYL9+9$`F6qt7G4YOCx*9`fPF#5V>*_6%h4MsV-YmIbwxW~C7cxJG$w%=-`s^)6 zLmuN5X>L>fpvZH`l;}zi?7w}9ggTA}JD$9VKcqrNXx26sd0{;HSlgBBmH8-3Jt`Lb z85Bd&ZJf@r5|itK#@g z{<5p;AGKf_DmR%Ezv9&+lJ}QvXyA*n_oQ9`Uh1d;uFr8FnMpO zOVU+2+)bT#I`1PN!y4DFQyj!+w}N|#e!4V#^i9ANfn8&R)FZlHej2Oz$DG%_$-wqa1ucuLkelUmAA5b|{LIr-&83~#&^x0Z)P zNYc>_@K1{FVlpRXVuS`8b-ZB*n>Mzej#;*G6=T5jAHW21QEi50O{(eL>pChq*%-@W zvcM-~M=qWRzQ%0ez8a4pA>5-;iClM(j@c6NM(>b{7W*+dZr(MY4GFW`z^5!hTSp^H zn)w^?$Nr2ypyWpV(t0+Mu|sW))kNlTm^Sf)^&#%0>%r=d`}4^`3rF9jFo#dTxz`E% zG+(-FZ$CL9w1!q$Bms_94j?ZGKZAknR%8I6mc^pKSZsG=Qcs9t0ZIP8#j;>gzoCb4 zjGGacqx@CD@l?bnaIyGmG6bdeRk2_J~H(aXq7~agVC>JN}I9 za|FLbvCht~Zx_@BYH!xGn4RASpsy>tdEXklNs$-Zd4S0Ptvs9V!ycGoRD^C{h^MZ& zd%-ffSfOBvzE*-wmW^K+Ft5ghmy!ezN1~;U8r*tI7w|qEn7#Lt`1k%Vtq~@+%fJ0Y z+`gf-`<=biN7u-{jeSbrk>L;%u2fcD@3%%QwUph3}>J@EfJ5nb_voI;iy&m2dUNNZ}jAK zi`=K0^%Yf*CO_UC9k7Sy$9ym{R{!NqVxHWM?v5XN_r*#*lRHp5mUu4j9sSesL(_+; zCUM7<4kUB-@2s+h=M!>W95At|s93b~#`Yi%5UgiIam)SQPs^qDLC%>wjQ9C!I2EbZ z@kahD4n=r)d;}>qQvJ=}=z%wp?V~X{BkNJ2VkfIy(X{M))s9d6F%+2~Pw4K#<6pYQ zr{=7svs|=|2q|t4_0`m9z1?x_cZLb4mBIJ?-d(*X684;h-@k=Z7zDI;>PB3($(I|k z=H;xB1S7}5N}Kk_(j62Zk_ViM;+4F4OBOr$s}OS^w?`;&1w{(t)z?cH>jTr&ZEH_e zHFS$@wNG_bs%$%TR2U*1pRR9hM=*Kwmv-y_7%RTC=9nnj*tA_ZokiMK)+-NMXV@RP z;|$KW`-*dfHo4V4HW&9r0L^YOz@ya`R~uNGE{uhOK++)pTzd;_Zy#;-uJ{Jh z%|U?I;6k-={8Q=oTBT0Fd;bYZg=R77M6U6HQoi4?wvXsTwpN5xGDgzof#7sC0@olD zB&u4E?Nr6ff^KUrnneg2()=lfo&I*(N55gz=fDXf1nHl0a{GV};Ko$y+Ef3-4@O+? zO9gX2fp9a|Rv@n>-%{^(QJlGQ;;2d6-U#trzFyb1&cF2fp3t`eUx5ive%wyQI+B5| z_N0y@FB2ZA4uCCs1+A5yh(|A#R%Ec^~Rk@~7OO9Iswk^x5o7tTpN9AwF(( z?iuD89^r@J;1J!zJJHKFMQAuk|!4?lqG?6T|;+=}=r%gs@=;Q$)J# zZElL_^4x6w^s1)(@Mc&s*qiOybqM2AMKZ}I3|=YD$TyR_13@#xF%&Un#f z|2X76k;tZDoH!k9dn#ircM!#VPyL*xG9yb@?rk`Tr7NZXluTYztTcnbI8Pnw!Yx5X?&yt!l(`YO&K{^(?kg$^j!r?NPm;(dY+_>bufPCVZlkF+lR)% z@uKfJ7>mJ2T&~A0i811pA<9-3S~;vDH=-y{-4E;2p46y zkH#tmP}kZ9R)2xewgHl<(B*NMo)kw_d}zgq6`Q#In}}H&us;x2R!hhPXPM2K2ts#` z(7t;&RY+z9o{H99y9W$aBB+xbdLBt5Ce0ovU6NjMrQ2`{>D+Qnc|<4ZO)_f zD?Ppc$UvC3(D|Mv+GUmU7i}i#2f(ER7>d$dIMr88Kc|B9Z6QMx^-u6r{Q{QpOf#Ao zOH;{|4L?G*wS2z(Io+MHHG-{;RQ_!>eN#ShDDzk6iyM|#IWTnLcOhD7ET8r%Dsk4p z4;f&1+{6Hy|9Z`NMf}w5Iaz-?NmJoe<2jv62{81}@4~6&1*{BvDRRQmy+P@XtQS6# zQ9f>$t243mjPKPF4w;Koo{%=q*W;8MDSj*MTw;9Qa6c?{FdZ8Qb`tW$+?TIhrIES| z$F5{ji5uGwa31Y))&p`yS|?9fI3WM(C{0Gj z7c)PS{dtX~O2Ns6&mQ*O-{-gE{NQ{6Y{f4CJ8bgrftZ0Y@xku{*1`VD4n3V8yt$@{ zRg{hNqK`1GKW1(Zpu%FvXGy`CGzsH;(&Ya`th=&V*&Dt_Z+`FBUMcI(pY%EY7ce|@ zpRm9u+TBjYw#;t-i-YKtozInSt*AI~yT+d>+o$XFfc3t8^fxp=;`LM6W7Na0h=gY# z<4geUlFI`GRQcabfIomx)T@u>&pCAxm#7XfU4&ibvGF$iBGM6z#RUK6$=Qnd&!|608@@_qf@{ z)-)BPlTJ?;|B=Vs#xYl+VmeFp8GG|vKG|X$s&pkt)IOu!EQ6pJv-pQKRlGis zi-{AE9X1N^J`X6{S>TMFHqf4OhXijeiOWl{>aT8)Yy+<@wEDQ?i~1o(@EmNKl9%wx z%P^gh7BBU;z&!z`TyzysDcn}!j<;FO%@kJD{gyJt9;(^j0^tl@Kq_r% z2n8?s9FdhC)uU#vWU@+@Dh&v#ITlON4Eqj!RU4W`ZMw5oAC;W4>J%s-lz=-Yvu@>L z5PVrve%xjbQkhG6n(QOAnhr>+m=*#sFLsOxp1LrvOy6&xZk>NO5+M6qX{S4Jp#d-D zUI`%<;hEDEI$N*dP0>r zr2+ml4DN#9r&Fl$Kc3Yb6@BOAlQpOm1>;1qVnE{71=5lm7}+;%2{doDLdgO!pchgQ zN;CNp4-~PD*pw%n&SDr@hC7Rp9zAsCy(nIGe|xJgx(h*|3$&a`tmV9*nU0>gpX!UN zHG&7iANAz^LGqN94P!5@OT zw*pi)A(K}Lja>-|-bpLqOSiwlcXEbWcB^LQN`hL}Sj*&UnJHO{Wo}IPatSGQl{UV} znsvn^$2(RE;YNI2R;EUL(nSfzG2gnTl`XZZcBo?F8uz<=B6RRXU^$KN5Irx`mQe={eX(rs7bVG z+42E$k+O@UVgR!Tm#g}{QWXkpWO4=9JY^!upbGvj2&Jsgz4^5LeE%d1uB@-s-po}H zM`_5P!L*eRgj}}U9m(`h+h?6(J5}`Od-Hs1!nbVH;O*OIb7S5JiDuw*LtDh+y=&R3pw`F1 zY?Mn`EmPt52~;e7aNt`LIZg9k*4T6>)QK+jt=`@fGE&)W8(64XUCJn0UZ7fEBiISo ziKd+}T-`2xpc0|h&)G%3&vv)n05-c0_3EJ{=fYCdmU&}f<(*>$UiJ>wFlFLCEkwPY zs$GVb`Wzt1^g+j{>2w(rjTnn7*N^MEZFaibjXn_T-oR8%N&p58=*{h{Q4Bg(V=5!x z9Wm~MJ+4RQI(6O7miU`nT0FP=Jg+{ve-3Xeq@x-7ltJ%2FxoJsN%f1CWrr#;rTb3c zzU31B+qzZMx{tPF;eYNPoA;*1xAAtfTX&r7U3h*bf)a|N3DHhZIGQipilhN+Kg4k# zx6NH`;O`C>Ky!&-J1D*tL6vbi{6Wl+tZ0jBx&fPeE!1)#d<_E#?~oYaq#8)BzuY+q z|BT_*HIYo`xWUf{cv(;|YTH@PeOjzr^NDSEXSQ)YY~g`rtT;#+ z{oww(x#D%NbcD{3K3981CJy$_NF>lOwBXwxjt8R2JUmlG!IaD>3++k-a?DxbkW~1H zLy~j1L(qaL3#_;}fjw-)TgBc{1c)&5J6q)kcw>A>B*e5Z3}AliJRT*yFoc2N>O5m) z!uWDTSz(YT#tvn?FsP7_CA-E5Jszx<7_g|ELt7%au(QcgJ!0c*JOamfSIh2)-KOd$ zaV`!sY&6#wAbFKY1KRZ99nr{Mu}k*A!t@grZ3j7mY(Xd3>l+fPYPP3y!D4xiElR{VQb- ztB(1u*rI=v5@eZR0;#B~ZZ#AJDNDh<+CWZ=vnS-yW?;Rv1>9aN;UaSOYdKrk30Gbr z!wn>2O?@Zhs&av#nGPEw`e=@uhWRXisCahJ8$cUJ6N+IkMdf`nRiB56q|QyJp(mwE zd*WGdd7I))+uLce@1uLa%7aSO)r>7JMDZ6&ll+B>3Tz7OCd-d-bUN)rwq3fk;W^#! zqce$IoOdZFkVEBNKg>qkUQk|fP$LXDui!d!<;uE#WBupjQId}wt?=l0GjklqMdZRY z?0ra`CV3oAOSt0jcX{h}hR&8}dJ1Nnnzt4GKeaM%W;%(7!%GQXjB*=|vix}FzdAMi zYuNs2=>Y6vCy!;vo-&-<#d4P2kxS=ljhO85_TtgqF0|GUFPU)>tS^ z+}NbT9$CQYOuA|J)}Iu=WA)O!M`G`n7O+6Cm&~fKK+UI6ZC8UHQM`cb?ROi@@BrvW&UR)&sqZid& zRtw7w({|)eAGcayQYXEU&!eCpme-3rZRRZ49gv7t#H^s|Vl9pT<3=MHBQw?>{pc0{(6zkJ(0t{?>ugW(X@ol(?0kwf+Brcx0dLru| zi4JReBLCK>N;|0bpFUAv42=tSlK+I{UJ4xQZiyp3UVmpkq#~@PKG&3xKllcF4%A}i z;X;S!O(%fK3g#+@%JBrLmqdgx8IeI?l=az0cHD_k?Fszdk}=ZB4x6NS5?kKm6)15$-`mw+${n#}-~99WewR>;1SR zW`N3qvE#S}MUJI>&2u%_p0#1rcscGtwB&`H*+!wE)+Yi=#rT>FZ6x7q>YJ*Fq3z{C zPmy-l@;Jy{aw>8X*pF4jNK09auXPL&4+aG?3nN0FJhVbJIt&vyH8FN}18E`SDOh~J z`hQAx!$R`)@BaPSk@u!d94=?c^d`;T6MCghvdd5)Y%u!iCsh)8*hr5^Y+X|}&)zXweBUuqSY-T&1Q~uW`4B>_ zkl%P8`9_p#j#^~62SWr^w2Pd`tdU=m_Kl#h3Db5~Lt3W51RT zGey7Gg9TXaIMn1a&U$|QSlzc~FVjCF)KVpqW`i>bi%2mxE+ znDN&toEZploXF(;fb?2RBU`TST(uX)SbQU^0-YHCjUy5t$fvGrm1;KI?Hyd)8 z=^fY|MqCO%3(>8+c-7ly^3c0{V6bIsn`MxIiR&nd%p$;L&XQ$)5$bI606{67PGGRb z^y&yR^L${y!*9+qe5WFy+=nQYg)1(e{R=RkkZY%&Z8Ir5WT!t3HKCXjjypWA3@EbK zJ#+tei`s~V9dQ#AGEu{N zg|fvE4%=Fxl9L#09dhQM4d;AHKttq~lcHQu0Z*IXwGd>Ey+-og$!ID-^6CsoMgC!o z^c_yN%#DqvNKAl109A8_Sh)sCFQ#?p?dk}R<3wZ00fM=F)aLC|Rs6b#ZN-7ZW-C-> z10s((lpfpga8<9p(4-*{-w}$BsBe&qAVB43@@G0ipQUDqhKJQPw1pfwOxdmwFfZ4o zWQm~32`%3NC+U=Zw^6~>c0o5$BP7k2$f+!LBBer$_AE$0xsAl=Ylc->Y$5I{c)|T48mj^ zOh5$Ne3_&;K`UwW-pDxd6(^LA9j9|BQKJoRg|kGO3?^PUoO0=>A{t!}nQ%=KbdBfd zgyIA}9QjR7a0sSL(gStBq6eU%_itq6jQI9%BH|tGz(=&q?;Z;@ZAgNEFb<9=XC@5Q z^_aFVpF95k5W+6y%jJpeTho(V=X$7@Ic1O@#mbKJKuNY}=v$ktnvSi&&r{jZ+hpxN zi>JL!e&hgSI5udAW(aL?-(v&9L9kjabkHQAObjxo||SKeHFjQ!({Ci<)x4;`@d;HYd3p*72TxSn?wfB|}y zeoo)%A;bg{D)ZnmRSy~{$Z09cn*ncp)m_f2RQ*zW2I8ii34sxMSDbi=2|i}FaKld# zShx{D2-7$QBJiUX#3d=>0u_F=M1lIEj@|hQ8myj3u7(oic0eo^LtdYe=>i|EsM2uH zbfz`imwTb0AV-ms_23F8+!1?$W6Y!7Q)^Ekgdq2w^V~^f^D^dj$s-Ob-NL(!WZ>l) z^fo43&yPAnyNr})rakf6VLOZrPW{#cbw8)bn2+qp+hb~KYv3mUt~ji2D?+}3SqpsV z53=~50mxt>oS;R_p>252JpyA4)18C*bI+h#hX*DJrD1%BZf?D7v>S2L>J0cV_YG2U zRj1olq69T`V;|*ekK<#7;x?!nX7TK=SeZxMLV4dpM7FDdGze&MrlXJu&BV51jNO)i zt_o*0qWv_~VXPXS7cU}nLeUbkGITBJ=-W+<@Cdyv3ik^16!{^Bowt!i#fY3=2e&Y5 z*^1*O&P%~M=lJ)qTYhP%Mj0@%0SC$J^{rvYhl1TOPOlBpAuG1hR4vcsY@Y6HU ziu}m6F^4$3f*rE#1>E@~(J(G39)^<}d&LBD#(t369)yOI?ev5hcz^}Ik?p||Z(+M_ zTR8%ALQ1{~>JP&6AOh)IHYBe%^d$wyZheGBN7Q6u zOD1cg{*70*(cxsJ2E^1|nS^|}SO|;|| zG3J;!uFt8`27w{!$BA7mPA+H+SV=R@U#6xMSG46Yp-nD`PUKW&$bq9JLZp=$rVKQ) zNKDv8j49bcBk$LOm5_j$Y#iEal$lJ!aBUumUBhRM zIQzoWuiG=LqJ!@FOT5Z~FM?%4G)Rk5BgHiB7Mi+lz)zazpeQPYh)94~E0dOzF{Kv> zJGhoFQ_P@-b*{~66QYLa(*u*WJ`fkXhTmk;-2kbE^NS*|0 z7O4LTEJo>jx?9oXAw5I893<}&V}=6RWQcv>sgY=zm2ijKWk}3PNQry z$UfJVP_6+CR^&bva8kwECGg6WDc2O8C3UL92~%!&jpCX!T;s?{Q6m&Q{*pv|P; z4g_k|cx1P?*6L`~mKBKxXw?{v87`_+R601TV%KnKY%i1muGZ^=z!v9~TdKv9kiXhnWn#ku5KLVl;>vL(SSQBLpkK%@Hl3 z^3_-_pBmSFcEIF)*=dl7E^ZLgsk5y4c@0O+_E}k0niD^&;JR#c3W3ijtBm zd}Gb0#kv}+N>IB}?@H2qUIY~l1$B#GJ4H|VEa)0Mdpz2?{lG1JGEr#nM@6N(=1c4> zGW*4w%|>dRW|(IZ(a31e;e3L!hw>Z$@`J(W0Pg(kKj!Fk>O|)eOtjksl~4cpJ1>`F zs6c4|Ci(r^%jefCh|fdH-0eYY zVq(6Z@B&*VglSpk^)J0QUymO*=yV62V(M{0e!@(Btwii_*TD_fL*h0LH`27f_s>*N zP1?JB&S7C!*O1M{@kU7&VAu045TL_58~M3r1R@2j00wlX<1vVS4$#XBH9k+rv9{0R zrM4`(;6f}Z8v>^`xBBmHjm3ZMDS}}8+M73j3cJ8(!P%7@O?LVgzzxNSX)ME4HHBUBvwW|q+?g&5kGJpO{-F)>G|IzTx@V{s!l_b@m%@qNJ}vxsS5j3h%%Zdaz< z$28;3TS!eu9{RJkasKJ2HRq{n>`)vE`5W+z({7`Mz0*>ei%2s%4}*{@L#Fdj@W2Cj z%wj!shtKQjwUk4h5V|LMj^CSROLt{ebDtC2WHj_puP<)6}`@<&^3}UvvLNYL(f>pje(kXVTx#qJBDAiXkqi zss(UL{d)BD-f&fROL}nA+iLYOjI`nszZdNGEN%3XeUwFuS1K%X}ALQEM3PQ?y zKJq4`OVsDFrBEmN)lg>4W|m(rU8`eLs)@r_{Q7pWUaV^+Ny8%ayy!URL9pW$Zj8P} zwry*Js^#C!cRP;{Wg}$@FR49tZbQuKXm^c;5>-T6dQZ~;Kc4uy6svk&&z1hyCP zDp^r+Re#*Xeyzn+?9Ku=)lFZ*yoD)d14o1V_)ReUCNchDLQS~>Q&C)iHS(XOQqNCw zGXk3Y0%B8dH;27qTPEGZjY~U*0-o8q8JfEtyh49iWvJZGlw~z#Xg8Mr5)Wbos2l${ zqZKS#r|7;o6W?gcYt~Pdr!1~9INgBYW@gYk%#WMjg`tH%^7+4eiw%+3@cN0iC0BVV lOepFvR&=J-YRAs}csiTkX`HCQWr3a1c|!eqpY-|pe*jQKU@HIs literal 5983 zcmeI0^-~mH_s5qO7nYW#L0W1-z@=jei3OyjL%LgO7SN?d0qI4S?$RX%q@^1~r9N~l z-5@+X&-48gzCS*5XU;iy?wQy7oICfu`KhCbXc7=f|QyUr2nPtrclIKMPM;$A#Q;Y&OPxjW}I<^`g=M$I}9vAybnbzD_ z0S-5=*~}AmWYBo5@<>$Sn9|tyaKg7E5BSSUkz|_IwgZ=s&9Rnp>GFC+qTOd>B->|S z!eJdHb$$s?4;n#99cS&I58t#&IP5hgDxiLvs+|<1n4DDZ-U7yu zyhI_;k0Y<7D!V?SwFeBD;})ZF@A=ea8?e+EWn<%@O3Uf@Gh`u*tLjTvy*>-;oDyu`cYAaBwvsmrlq;-o^Rlll( z7z_9euwp$jC3gz1-DHWTtG5$pzFZXcqD|BV3R9cC)Un_ki@mm0rvoOI1Obvd<3N`7WcTGhYt<1aSP?ipIJuIO>gMf__$3?Svpf z**(8nT*B5eUu@$yV>JV%=?}M|fGsXHw-Z0Tz|K}B(-3sK_?5Gd``0`rQ6x``X4LH+nrfjj(T^dEL1C}?W>&KJf#K)QQ{#rp#6qlo!xWOvB2q+=~0)h=l(!DX@ykTT9 z?)A$o!SnanX{5d+?&D{jwwNz+@q~0(#YEj6HjO#BCNLEO5QntUL#b6axaCq{R;C!7 zXug2+B6MK4+>~94VSh1APmY&oZ-**;+R*Z#y0VSSWEVJ8zxFaKEdxzWt^ z^w_{=7?6U#OSZ5e2N|P@C@Gw{M#S|8`@B?0BTh=kV+9zFLGy;Rc)HG`UboJrO=c1w zeCBS{K)}Y!08y>6-`R$q4>;0!ehT`su*))0Pki9^7ZG{-?~) zK-24Y=9@Bc@ec?-C)27ul#qGi8B7U=ri=Q}d6HUG#sxNb6dnMAmlY9wcx^R#?~Bix zlcLW#fgfEzRI10ZJnsCiV%9;du^Fvf|v2y z#hk##caakR^MF@_KQQWCP5eb=$~kR&MlTaJiQ7=QTYwAaML?oKYCTn&B#RnJ@aQJ+ zOw=5oVWl~77FOzP@1mn#pwXpAEBWLzKf;k%X2$?0YwvQf4&MwG;aj zNODrf-g>mxdt4e`Mj##<@eSd_fVSa{?$jXBx6LYjYI@*i-e@hZ{fRVnWC6TQ8cj#S zlvMXpm!aQ<6Q&${lnIv9pVj&3QXPj*Qv`SJeGex`YDJ^}vXP*uVL^)EOiEabBG^O- zX$a2Oak}t$&Ypj4%WVFkAJbgLR=Wb0e1bfi5_?;{=c+Usji!Zxar0=m=|#4=zmvQ4 zb&t8PM5@~|och4_W6;=MqE93lX^A!XO5ELJx6Q~{73^1VW{FG5gK-Jr6Qu{R{W$cg zA1U3bPaVVX?qk?X{1;eq-lzIfj&UTd>@5T9tV_4Hlaq^cMr}3LyN5ekPdhrl+D=l2 zc4JEa425-TQskQJx@XdnJZMR*=QQ%?Cdr-e0H8p456-u&!II2`V`o+f++jB9XXHpW zGpmeLdM#(O@(lY-?QJ`eNw@|n4wkrgOdpKQAtv0^2g{ESqwzYxk`zevrthYI4UZI< zYXC%q=gUEon}vCKUDxB65v>DYl4Kwm>xCdj2=Gq)!SZR5I3`qtW1p-LhEX`aV&Gf@ zYk)Z!p`$Wb{#gW$2{WM%l&N!+eAP0C-hxcvLD7^%(ry7;u0dUg{na~F$pMcdix1jZ zQ`SF!Y`DKP)0ArR5iDX8aD^H}dmUZq8(B_VoFD?m3|5=Mc2zTNLn(was2kT;#HOhA zRfgb6JbvX#Fhh|wKZ+RXWB}28EEDeEnW)iupnrn#yK`gPYWCc%8ceoFGPACw~c0}r>xO}Wql^Xe)U%z3-i3Vn;3&%=TL{mP0k zFsw=5mv+8md5dIHy|7$CTE=y-ht8OW+g3_r5XWJ1rdT~^Kt}M9#dO&mMUeKsDHw-H zdrem2l66FUFT}fUW6L6i{yojs3@cU4yAy{xsGIv^F(oPqGAJ9$ToTtS98UYxAZsbW z3g=xD8-d=m<|=AJNlRIzV8RC}C%gKGN-K-~Cr}D;U-pEQ<-6fjOmdT-4Zk!@RD;a?=Fu zJt3TQ_Cj`mD{odmSJ23nk0&$|!1Eloyu|5M$xAeO%g9L6p7=bJjRA@FM9lXTF=n4{ zEPe1z{K_Rm;=p{--5D=OBow=ksBzYpXxts`=yPlkgCjFS{nK{E@GCp8-3V|1F(5O;pQ3ZO3x0@rn zwv-}A#N8ccR@9nv2&D!=9>67_tD_wOTg+V$eb9lDvL1-*uY?i*8~H|krn#UZ^IOJ0 z6nE$tA-k3gSj;=#xlUI}va<^xPuPtrG$(nBCu+F@D0{9+^jD%W+bg#Vk`l0#A9H;_ zliX(fwmI4n@98OjbZFfhF)9tc@5T6#MPriBTZvws{|_IN3uI`l+&))+1KQ+G!q zAFuqL-yIO-oub9mH2H@u`nS;t=rGXrOXGI+z5+)4{AS>W=x~l`aG}DVPqP(F3F-S= zZGrzigpF^a{R~kjEBj{_OYHC{cNK=w>CB(T_n76xHVeT+zNg7NkIl7Z%sW|j6$kl? zFP@-nWo?*5l9Zi~V(N56Kr_L}cYUOB&`K%LcBFd&PlR}1$83}y-CeneAac2jdDKhi z1+%@Tw*M6bl@J-b4(YX?n2dU(9_;wEs3GXeQ}Wna&E5gLf=CE_Iz3%jIz(ips>||= zF>2mv_R__irA8vIcTfbl4a@pf#*n|QWX=LgjfZ8)GU^@7)mD*d+sb}(x|ldSouJcZ znQ{1uJw*@uL-)73BqPJp=~bl7(%J7}M3yWw_A9xx1(G1QE69oj$mL#NFHJDus^(rl zeO4n)Cd7!Q18R17Vy(Q6_YXjA1wGv4D~6Q}t8D2N5IRH$YFdt7YiVCS9<$?d$sfw# z^88{_UmEUllc3+wG)`UYx}fn~Zav5and`1lpHqufsH zGhxS4JMY7*9L7^2ocxN>-p9A5nppUIK=>nIfl;KqK+1FZ^*Z`+0{)^W96T?9S+OxZ zH3&PaUPRF&b@51kU7A!qZQKSB%!y{3*>^=ibiXs%dtXlX%@(- zNSB+1-r6mYyI&|8ZIfDeMnL2(hc7<)Oy$%=ra(KHy0j0^>fzb(!5WcIU*z}LN4(?aUK{;MZ7D75I)nASB?18M?)-6r_2G_G3e-8` zmGx)s^;?OL;tZ%YJ2cQ$!i{q%c;Cpa@0$s6L%K=BU%4u9U7-m5U36|Vk@l?_e(3{s z8tO1XX6o4J2NvBA0}pfGV3o(7+0@fh())kQIBz>|{Tz@bsE_;@qm`Icov25{ao@eZRmE&!LgnFVdN)tNa%%(;rlu ze)hS3NN*Z&`?8dzS(zL4O8*7P?;d7g@kA5(^8!Lr1UF@4Sii&0+m;_&@r~IOu}x8Q z?1u4FgEcPWTAtT(6e15hPxY^U4iV=J!=DWJi)3XYY`8w${4UK zd`2l!+b^Tiq+VL7P`qau^rk=ybaQ9x=b54Apr^N$pFFPx|ch*QLlNhFKCBn}O$UW-%0HWrq< zM@ZEVW{y)GkR^t#F$K7G>^OOuuOVwGutb?T8|}pn>o0IyGxhUIki2V|ZYri@QU``% zX8z_VRie1DZschUL!~3JnWNVzUAsOS7=yE25~w3C7Pk4@2*|3W$EimAp}s$-Z0a@$ zm#ZLMKR*)TYB`SuBA(C}{X~I?otiIpsaQFTg&bd4lbA}YzdEp_eAc8eZRC&H#fh=2J69iR+f%j&F#&{fFPz5(hs=t0+6g1>_1UwpNw_t kl1#=Pb0<92J0)yc9r@NwC%cdLWErx`IV5-g>3w(iFT_-71poj5 diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.hdb b/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.hdb index 5370598ddbf764fa74be205e44d3781d8842a9ef..cf5548520e4d099a8746bdea240a49fe999bcccf 100644 GIT binary patch literal 19706 zcmcF}Wl&^IvnDdY;Dfsi?moD~;Dft6gS#}&;O_43?(S}bH}2lJ`|^I@?%sQ2_eSiW zjgHRBd@8FlD^Ar@C+ZYB7#LV3Jou*s1GD`6v3-`RCJv6~wl>7ftPIQyOvJ*@=2phU z%3%$OK1(L-`^)5J(FFF=qF$8VSEXH^lD4t=kM#@*?eJLl$v!eDTf?B9-^=7 znUXR|9e#T;Rc~;kWx3l z*NO65cVXA_Njdi^A4T$bW?1C00Q!ObO6O((KZnSt!Fv$bI$r+dxbw*)@ zVTC+>pGv?YFft@Ww9^CTX6M1%WJWj;$!z^~m9&N+(AvW7lmZkryr`|d?6JNBa&UAt zGFY;T9TY`mtZ+(7UmY6Ou=}I=7i=&q5Gskt-@0RNqlKxvC46|scR~?bKAVEfG3N)P zG5;)hYgtT$W<|525C5X>BE#i2h%JOQ4vSXPU zJeVG-AzKF;u^6C7@$$ebaub4dl1l3F5;ME7_#fh={x%80-9ZsX#u~z2@;jQ!Nwd7( z=KhFF$}_;aunrgY3X1(B&AJy~NjY8;yjBj-Fs-MgSS9qt%fWk20%pI-;B;?P zv|`?$KBSnyzf7`D$VH}4l#jA|2Li4+rNy(LcAmLtPrW0grbn!nI?o8<*vAibp|G}b zkm5PtdRrf~Vm{! z{1P>_ZzHxI+cpE~WNoCA^xyRGPmCUsK?tnO;R zwM`>r$teAl)cTy(O?OzneC`TmJQFQH5RUQ=e_VHfkTB#aEU0>8;?|YI zPbZMK)pg8xI?DNM4z3{``~ASPQb#pD%cvBbS>B?^|H<{|h$-d3ooHe;6M)%-^yQsu) zCd*ff#&JS>!}gog2W!lmAf>)GmZ%#;P$#80yeEY*2Lgi{CJUE-`E>1^61=E9m@#g zaQlKKIv0jy<`7TKlw+K`CjE0+s7|DVO6XgNes!f6uBhxfa9E3 zfPaIsKR-yq1KWY6lvE*Uv@=1_0w;EU+CpM#eq;O9cNQrsb_<4Mgz>@#2#_4x&Z0NC z{HlmbQ^*Cl|M3zeE@LzAi1hjq_v7Ucq+isIw?g16r^{ED2DPsK?{q;UA<uOAN|lA_DA#`TIxh8o@0n?O-k3Kr<(It!P^VG+*6Vju!?s66 zvT;sR$tKt$i$C`&dF;T#?3B6n#N*gw8uEnA`(sr<(6*sq0{CKe_-0p<=Y0_5r#w6O zckpDLoIN?Mu!5s>Q47)N2B|`x)BET4Uaqe3v#xfJlQ(s}BpDv)Z@1-0cl!#$m69vM z{cqIpM9l0et~@N?m&*3saGsw}J{(DWiJ**i&cWU$s1KziDHb=c`_@Je_2q~>%S!Ct zSx?oulJTBz7B0$b#d_AG?}K2*Ty^>dFe9-{(reB{y@8uEmr@3+)Q!|t_V zErGjB8ghT9&7mloHf<}j(Gtbw-{|#p*7qCcZS$>O?nrX#cr_1!-&NM{xB<->QPc2n z8VUdkzTl~ePF3+_Rk;C~N}U`t8i2^@5?{`OQUxHxMQ@9W{(Zdbay3_(#N*p(_0mb! zcKf2_v3hminT5`unC*Cnb@u_Od6;HUp!@f_@72{~>*Dm= zwr!!F7~>05eKspnXGz9W^x)&v&@>83 zX^~#enOSXp-fllFc)`UXzaq(WWs1`^z-8w*;i7;mpR^m%eLu82wYbA}?TJ9JCEpa0 zcPJhaNvFzdvbgt)aj0YVFG2$TySibY#J}B97-TE9*?PhOKIrEk5&ZRXK!NMlHQK`L z4z0&*-s@NC0V2(FG}!lJ`IEQl($IO2SD%<3J&_B*>$dL2nt3#E*fRS@yQqu*n9E;} z0*JM+@)Y{!)3S79L-?lW#eNdXblB#h=6dKrLiz1gT(785O@PcAwV~Z-Aj603SpFyp z=JXNRGb3U=t$mqBcId``H|$hT94{WlzxRtqkH?4# zq&^`^^+`QLYcf61GYC&POMXgT<~Oi3eaC1DS@!;as}em+9zGKT3?5oCKX7ayp&oVx z^@o1|=&VnZNrr`kC3CQ0rXVfq5;zY{Wf&gNnqxS+4zV7pzLm46-Jp)+@eL&HV7I^W z4xvUgTjgs?Tzc6A5y?C7Kh34+taO^0*Va?9#Zi#RER2w&F~**sgLE~!s%ksx{!*nF zoBs|gP(a&9XoXS~&=s~g*V3@iUe*B7aj0>haY{CaL=C`mFfTJTat#@HRy8 zY?_mKJRa(}qAu{$wGP*`cg<|o@w?ANBW0}KmV_!-07u8Oo+iSD`nuu@ zUjj7`9||>dF6-Nib& z^GIKse@tf#y06=t>csczk~th|_FZ+Z9bT{U;cL-3bhm5Iy4!MDKj}Stp7$Sir9v!o zq00Wb++jU#XJq_}x~~5{(g_R+(~pQ~eLe(HUzBxFG34=Vp6A2l(1Kd@n_S-3d>to? z#T*!TW<#(pF8pLW?x@?i{fsEWt=H`rE{3egvPb6L>r4jHb7d`wp^WhrY%Hj3)&n+| zx|?;$*#TRFDTK;`_>AS7KQ|b+=zw8}KneS_OA#B?Zl6}i!j!8oD{qvc#AZKeL@zqY zlHK$q&Y-9Rj>MHaVk~gKKPwP27Q~5#@LvzWQx~J;MF(98OPL28kvet67~+1{#(N|U zh$!S3f~QUiED_c2;q*q%o63_#DwJltm;9SzBdNbt?_G84VlUXindtHN7#(N=HVh`ubFp9F%u98YpTHvNj9q?B}8Si$2 zcIhu)%Rbo9tSN>m(fwtp4600>z0lcXk#C!HF=zRF=D+c#5ysTj)7JO38|)?-TjmqW0 z#m3_mix;~f*y0mmxU6?s&+QeWrL)^MG0$q?Qjo^4Qkset7l{vxi<{B`_}Is!ol-L? zip5Itm`wZYnx7m(YoKMLIgo7Y(k_MBYDFlJyJYI}e=_NU++VgA2`oGbLE3^Uswsz=BqRYX>V)1P1aa3KQM_He05p30$9*F09e=Dn);WN|7xG zKLbQZ8U79XW5!fB9sV3ot0Lh$P_+a}=CV#mTzmQe7OFE0BLQ;f7c^YD14nJ|LXH7C zd;1o=Y%n@+z7(E&bkBQTB;R&^5SVQD)rZ=zrKKz{Yd64c@^YykHE^7#ho>K3m#EB* za?0C6{?J@HGw0?I#s}^?o)S_zR1f$>B{!}*`K>9CCGX1M=35HO%jL1Vx}Y|;ZpN3~ zF$mI*7g#oPVUj7N_Y0#oatVJb{y#qzn@>d~q~M^Bd};}mB3{&i$97Jt*^z_3HM84% z^bB8C+UC$+(}5>>E^hTHBWZ2wxM8mopwmZ|wC4Zc}Rwdnvb9%C<74gX+>Lqe1gI$B$9Ch|Bxis2cdTZlMCSEyS3TFG3*Bg{_ivN9BXO;M@q6mcKQ3Y9vqQxkFDDGRI2 ziW8A2TlldVGp{(USjm7NT#)3Eq*;4)95XNV35Z!rSTvfIsv6OfH7?dGmtWz;X-M!V7ILqj^M$I8T$LXI*YgvE+Id@gfhB4$hI7UyRtm=)D(^pch$t4yrHpU8}jQyZO zyA&ete1V7kv~cd_ue|;OJ>=c!u}Q4*(B(IycecSHvCwI&|GL!nfT;NC76R7zkDJa5 zG=mqY+W8FcPnqRrk8|8xW0jYP{HNVwRMWlKX#2IS$_r9W|9+|c9#N?9F7lEO?$EGw zzhXKaH%@R>`eas|yyk>BQE-)m8&-8aPwMY|h}fTX(9~ev2SU6zbv0Vv84rQqLX7H4 zr5@A~nL47eig5FW0moT6YTI4Z<0$_$Ch7ViXrLPY>Uio6D(jsykkRpUO=oS6s{=qe z62_0C)+NOfmpB`nI2Wrj8>=!GyD%HO5NYh`9W|8rHdJrTbwGpfz?*!plyRjJSGP{} z`M@LRh(i}7R3xR$(dT3rJ=YE?t5jNER|hzbNXf(p)isf zs7sgtMLB)9S%2W*W6+h=NywEXkp&3e3bjY7FE;BNI%cg#(ld7kQ{vaVoL%f?iFOoE z;gc=&T9lvr3fHh03cKv6i*_9}Yl`6+k}bIrJKl{Q37C_F;OCnVuCH+Ig8E76_Y50p zewi9!2*)q02QC=1ue88Ay0QLZ!7CqB{1oKMpTflTQ|znKrK{#MdZX#bZ`eXu&A$Bd z{pH>bTO)bF0nUE>M$tpjx%maC{`Bj&Y8*;*b@wErW-uONat{KIcEa#vOh@Qpr;B6h zjqb=h^d@r386DjhBBrlIe(1-dR`2a&uu2^{b{|k*rOjc-VFR?kj1AyHJD_lOr_?}4 zd^11<@}VU8uA>=1eJYs$C~r%jh|i~TXZCAgu+39vLx!9u)FX>w_wJSfmf;t%eDL4= z?*>2(j4gZFdSU{dxGN_oNxs5-X$SaE1Nr1A4qsP1nXS#qi8Gt^8AG67@IoJzkj4Dy zQjJC*^%8;fQ6nYjH3XP3W z46k+QN{vtQgPn)G72oJ)YEdy?*+Lm+Jkf7ixRqba+8J)4ZCr??Rc=fEVxnpMOw+PT zsd^EfttmX7NwHhPN)DJfNcHq5G=uhbv8ef%pPk>5vU%~o?< zdUkj){yf`uP=Jczc<)^~(EH}`@^%nW^o!M8yy{MN31zdYUwnks8%4)oWAeuWrkQv0 zaZFZK_Z|JiKZ(4J;Xt0ix6&1u-4z^F>uh3{COKyl_kfQ!5?#Sg2o&`8K7j9lc64D6@f1VRTqPVHzH&z;ki3#^LdG(_Se zdI{fV$d#l`Qz}b)3Cnm(26#HFQe=Ot7eURv8TUgfl?yp$3}xzyJW3|(b1OH5kRgds z!(jD9&29V2Pw*>|685zq?S)|ya48JmLqIYg{&{sm zRORRJ7abrE+HF{B=t`<)K3P-nrgWU-IJp8=y3LUP2`s(hZk#OEhVzfr!7%AOor)GR z?(>HPiE&J7tfYL(&7p953nHA>1SiM%y&kVTh9PPCI3rG>JRiuoGp)vo@71wIV zf=5dvYihJVFlzO@J4n788JCfc+DLsj94`HKwWH|M0etOf>$Lu?J2;#>Ydns|O3yZE zUMdpMwep@?*Tj2^zlei+09Xyh*mz@R(WP8}M*ElZekrUHVY&t$E#qQ^)!wr7p;Y-+ z@<<_8^_BCnIkXz^7WD<4y>oy+@E4nU@fL^} z&&{D9@D}C}s%k#NKd|}JuH61Ry)09^LWR#XKg*x#?{4;TtS!~QK1JVWdKEt1i1n4p z*CT^6onh>6SB7sqcFOzw?;>z~>EuMa@yM>^KFB;tLdeLjl8Ek}5|lxa_8Up}BmERo z7XvlS&tZIcyB*fkLr1jtRuL%ES)a8{W=0WiV(flqUJ-|F_y16kVEXO|954eX^8A~}t3N{B>j=tMSA-YGTGh59*`XHpUy%Y6QM1Bm{NbY|8 zCunHw{Zm&tGg=mdTeXZU!&IGH)(Y&vaC&ue49 zG=^k6&iBu0(>QGH;wYw*noPS4-hHVwIf3n}Bszbp&H*v!7?EsZ8SyBB5*kT$=0`v- z#>t^oIRp#&8@7#5qKHxJZGjx7q91D@RNy8 zg+EE8Qv@Dmd8u1V9eZ@Pa>Qu)!+7f(U_Knvg^Hjpy@L-WoV!-_p=AwbW2^+``VAmu z6=h~U4ecnbZE zmTVwng(g6MtKS&f&@#Tq|)NQCsvbmm7? zQ58ptX8t5}ZgV%gO;kGb;61YU(3(QU8vSc{H&=0r-%VNO;}xN4$LuuqH*FUC?J5PO z#q+Uv%;acfXq{eU|IHjSihqlQsUgBnUCR=C z2DC=Q`i#1oqj@LVYNNh4#Nw=;DHr>pV=7WqO0x(D$l>*8xSGMP*=h)NZA=)-EvA*o z$SYwJFFS1CptAUiWvW5m5m8J;C``5MQ+PQ*mic{-qy!!7!lqYke&dfdRDaEPHj?;>aof{cnd@g#nlJwN{*eG#-uJ^em4X$M378o0 z7wp(R3B_l6bl;(k;OGVB>3V!mACwP1sD0b;ng{@RDuUo%U(mM$s69pS+)2hA*W;Lh z;+zjgRvG1Ox>!f#6f?>Y+;b>I1DRm6NO>LhTpyUjud0trK8tbn`d;lT8n+y=6T;oq zvzJSCe7G}#yd;npyG^{8oGhem1Re@u-*yVVMpk_5Ux_E3mJ_WUP7>F_&!7avAB^B|;Y~268oisH=8A`#) zNRa5S77a%?uq#=-lv)D-v2V~SNLQPnnZ7=l;dEv^B1Hi;r-{q2=>Dn%+?7QA)?!t3 z>+V?mNP_+&ufL)ra-&NHc@K!^6_qDWQ)J2`I-#TweTq8I1TT;;D32_D7wH*8{sHm**PhgYUbs+!&&6dYG>MJnYuIkzXd~%QW4caTX!gpkeK|noXC# z1h?MJ60{aKYN@BQPKT=m&k>%uhcho1c_++JT=(Y?$b{Ccp1g~=I==1X+lA-iJCT=8#i-2%7*_6`R}VI6Uf8EE~QZ6O$hp z*U9Zq&EI_j(?6v5vM&xkAON~3-_JgT-UDskD@QoiUb9I*NH{()_tI_NCr6ssUejZ; zoo{@CJXa^XQJ$jGKa}o)Jmv4?Y6156(>poiYyXm(5+@Fsv+F@gL{+W{9$cK)Z|c>o{bH_W3ea;prj z(Fg6qb-E#k-F;=U1aPZ?U@{NE=3Uby@WDv0%9>y2j|pMPU-2)Exh>fu9sL8f(^ ztpkYw^&;N%3u5Qi~_K4njzM zcI<|A$U@(^q6+9V?n#?LKT3e`Ub>NQ3qa{Lg)I?^fz9wUYoL5*8xmM(=;}=#8{_ui z0w1=CnaE)^p|O`Yl1OFnn$cff z41X@}wqC@xu+T2|q}P-oqC8#wFKBxnF8sRbz~#CI_-Mh!yWqDxARoQ)AAkMREQ%SC zY$eju)$bw_%nRcY9`&DwlCYfDop7Fduw4%jKAI3&o}oNoo^f3_TQBKgd`5MC|Csa1TtrX5S<5`G38m-7|I(teIw>* zfgoPz0{~U)G5e5$#DdLX`z^Xmt+LwAmEgn4GUq!Fs1^-YBUS)eJOeK~?5*2iy5;=` zC_CcKM}NARq|5JZxAp_`-t*{$2Y6G3|1{^`c1By0EEc)y$N&Z)p4<(wB&xD(QQcj; zH3hXEf$)J_y?_1W^qp4qFMWOSk7lh;!hsmPq|`# zYDs0bCbtDV7$BUIixtjocTgG$7E@fed|4F`LaxdspSHRGz_IWz^G`bjOnjc^!qpx5 zl%21ScrqPh^DMZO0{samihVaZF1e7vqnwaUT5QAAj;cw7I=Nrge(bUDpGfAn4(R@)*(|`dF>` zPJ6q0bUtVt&bzND-kQ8mB>tp9b@=MSaQ}K{a{ZHCT092oi1OC{dF%?v`EZkRN_!wT zoaH^-NYA|Hw(ch_+LcPSB)zs7_Urk@zwfUWR zVf;n+DztGEik>tsUcE2!p{v8g`cO`fy|>4k2o6Wy4LnPBAQCA+%juS=5jWUx;0}`G zxxgp7y0*r$X=I$7LXkRjumAe|d$n0wh}&5N-Vz02tjF}Fa6;ruOxe?` z)pm=wF}r^(8|@m{ZMV=#U^jYI1(9!D^We7njB0N)!EM8`A6tr^<{!AI->O=wqPg!- z%cpLU3^SJLUOGp;c=|Jx@56cc=1+4-5xz#2xXoka6CWo=?^yEvK4x-37~8KH{D*cS zBvJ=;2ct5uVdOjv5wNz`@vIVZ46y^MD%pb4B^RD%kmK@sc9^iRL7eNKM zDYW%Zvc-Y8TcG_}0<=5v3MVHUKMsdbV!uBPS`x`byzk$Vsh0b_C_$n9vpr zNcI+a>485%_M(@sl(JtQ5gKSJmwQ`J1S^s1k)7Zi9l!m}uv}aTEE~&uvh|CmG&J#k zc-={?!$7dMC!z5lT@$tnBlcsI>b@){w`dUY-x-?>O1| ztX-&N;X3A@d1B>UBTt=V`QwhF@b|aQ8APS?oA1ec*MGCoqSCH8siqdn6Bh*=<#DaB zc0`A+92~~~?0LR3E!Qk@S-BH7r~=X@hGk0CE7Q4#K{d#k zOn0C&d#r={W(|kM2I%^92{N^@u>({z>win*@hP3N!IV`x470{_JK)%H%3|GDX~(_b zGKdG>$wx2PkCofj<`VT2D4`yr{@Ayd_fu;&SaE4ru1xw1xRYxC!TC4M5{Z}-Npvm1 zNTo$`E0?V0yP=Ra|JUwc(}O=4N;ah`iu7?)}$T%GjWq3DmA^pAWnW%$ZOUw9OyS{lqJH~ ziajK&UUPA`9`$klv{GGU#*Ls?CxO7ZG>!T1EPJ@4ITxZ6f(+SmEpgr#lUdT~o)ak8NyD z4QPOq$9v6b(-XJ!6Zb?*5dkEq7W?^cjA%D&K=C&3x^3IK^3t=4x#L99;<;oe^HZ5O zvuiG;bnar+R%Cur*J*Hck+rlYcRb?k^~BN6o0wU0!PQLo$LaHuSW(m> z8?;Q@J&h993l*z%W|f@GnR+?5&TApBQf4V)5kK3^@k!h>Q)!m9Wci%tZEa}r6tq=8 z!pHv3Fkt0Ab*~aiE}pkBDth-uf&ZR9{f&3#-n!g%%aDqZO!O4L-PqY6-NZ%m6wQt` zwg5S8$6$qf;jle6nLVf=(JW6|%PfqssIB2z#%UVsY9DJy=+I7p)48Zc3w|x|>+?9| z229f^hk7%=!(@O3=XF&0rPD1pxA1O)I3RT#`3L{{$pO^EamuZobx|$T{-y)+B$NGkxQIEiX^QP0+2x;s zrufv{P3#R0n<;&yTAAi)g|{{S9UNdS4}ZXl*ICTljQ*09I=SOTZM~TWGEZ}qaW;2m zo=M#!ka8|!ulTv1JAY3ql-zif-?(L7*Jv)2ezGV$9bx9P+c=t4)aCrTU+ia=v=2yh zMBHi^`2qH!P2Yt`@p(CGZt=KEgzIoeE`)E%$=Hk5!P~uN_2B5SMV)|v$D1-QUj)qu z>8#;&6$Q6R+Kh6su<{WbBlxlW|4RC5vZ^W%jym z&|+$uH-6IB#E-h8vBJ(-d-$lX#|^Znw#JijD)OK*KbGPBbxN$1DT!5l9$)Jy%d*}} zc(JdpCuQ>j^Rm*_sQ!@RR#fQ-x{gp!Cvf-jsPQW8zFs8BDm-&VTaVqiC~7LMWL=&> z_rT9~v$g_h!257%yK%Eyx)LPIG_l{!XwFv#G8Qh}$k$1)uvb8>$J$^iz0|cmKE2u1 zO0QhSurmHlH2bV=THatYkelEMq+e)Ev*A7|z~E zl<*{g3}^T4O10p#nHs(5_X_s`HFs>I(pt$)XB6D=3~>zS028##QrYXhH$duMr@K;S zXz?*_z}OAmqth$m<2C92_1xA@P@@&TEwQTxu|#P{5{y7Bsy;6DHy3$;=(ionG#Zk; zV+VCOy?NM>$e2q=KXB0k`q41hFHa)}0^%%p7V14@C|QI$Bwv$x*<*4w?P%ar$og0f zk`%H%l^D$$ZSJJSR!rDa)slp zoK=*(=b7|#BzC91|B<|}d^Ds2*xkg9vGs{e7}D&BN>Zk}zZp*7%3jN-!YMWq=fQNx zViBY0i7QJEV1+M0R5vQlQ3eBe>9xP1q~{3&{UZw1ql15wTN<;F&NsPP!h9Y)mVT8B z6D7m?S}^7>@cNC(As~2Z`Cc(AV}y-_T#>l#`iDN*p!eOUH08M< z+T6Muc^9=3E6B0)&kxG-Megg)>pUZpx8D-QjW2IjFTq8P6&_ZYb|UPA1`w~fR*2`m z?)(Z3`6}rNo~g-wpZb{NltYgm*DlU{Dm}VK;VCB)=b1jFfG8Ta7K$y7dIbi5aGAML zo+9KAt{7T>$k*KD z$g$^LJhoJeXk)bdKi|}twL`to@CchGN?g-^&gC{l-Z1f=&Er zOl*N8W_7JJe+0_So6JS&eBS5F?1GG)V9PTX9qXlTp#`;I1-|XlTOn|`qs;Xx(CLPqjHYvy zmxukV(9Lb5A;~(<4GC%3zf|DMJC2=ClGsIB{v#0p2yunPsn96UG#46&(}HQxL`~}OT%takiA9r{h_C!f$ zmpKA|>{kP!cg#hjL*_!!e$5aop9xW{vfvr>$2q{hb&J;Hc``!roX&9qN*P>qzsc9mrf8>d^8Mr<{#?rP>&q@h)*8>QIF zVt*2O5>_UrxEN$`d~d&Wr$}DP$hnghPx|vu!%f^3S$`B)m|E3bKJ6$CU^jt(VNKeA{3;|cGD_S({C89 zTK_Xhy4KvKWoD05jC#DYl&g2OI@9VVqkCE&>`gG4BtRV=A8KFU9M~>!wZlt$%}`90 zY#T@99NgvSmfMo|UfXhD;h?OymDNPGQ!outq^r_0v5tKkw|)m>Ya>@TXI(=}T}MOB zUyUT07PX!{x4%8=p}ZWp`fx95E4|)mHOAo|`2_WH%e^+uaZg;d^M{r4dSGD(_lp3w zgj;_&n$+`wcQOzqMR5~S^r1LKvke{|Q5FuX+!q0eL*)U)?M$aKA(_7BoU=VS`A&pla zSHkS`NkBvti0K}-bnNVe&%!f;N6673M@JtvBTj4cR?>)mZ_U+~BVVPV@3Rholp7N!T4kvCf&;4fbs=;Xf3<}>UrOeTJc zk^Rym+Q+))E=rzxnAy`dayP!OBLmoF-UtDKs~-bM_ewm#X^_4^v;Vpo%u66a#8ejO zVi+QiHJxQBinS-`b%PIzNjEo-agQT<^6`fPhZ|i@1Ww@VjxO4{@)ijH-kxE&0IhJ2 z&ORDus*hccsV5asYeF(28$mJyjL zjo?0tAqRQBp=IG>WUxZj95aH&Si(=YwQwGCZiWHX`kxvBZ+9&oU|8 zsMk>*ZJ!jx?3=^T#nQ+P@~x{`HKjH6F&G9h>Ztd6B0b9XWQ9Oq{gE@WGBmbuIz1Yg zxOD4xq7m5B+R|}Z=~x9*67D-hVETD<2tLQz)CWT1liI$6;v2IyIUk1}M2|f^ODe-! z>CFO9DM}5qm~Jq-r|XgZvV4C$^LpvzZQ(S2f3;ounsSBuQZIC?p8b1uelMwXyHabI zqG`__QbM5*2V2B@^k>fAn47z)o8jE$JViGJcSulNO;})Xd`(zRWRE67J4&)i?=QIE z5w}g_VFz?3-H|nRUOv7iBQ^m(?jNQ|Qt9nQKnS?|N#MZ5(R@J5BYQ2tYW%+Raokp_ zoB_I!)1M%fnTlgiDPozr*lEtOLi7>UAsHAdPc`(}aHUcaO(#4BlxC>4gg$+iW(bGg z=9lAi!=~R+BEZhf?%%3!>fkO~+sulYz@Nozr*hP^+M8wOOUPs!m2m`X`6e~zy z0=X(WD{kS5}B6~ znTMDem5q-0RU=|rG&D5~Vq(QTLl_)8V;JetDU!v-IIIXwKro-o3(+`C}~<53P?l(MS>ow9=^-fIk9K1zX)h=5Iz!6YydwcHQB3#VQ+ zUGVLEo7L~uvgdkMsy1fR{c7Jr1si}6L&v&-=k`T#^vsP+{!yAcU0^Y6*OO*@ zMh+a)N3v?fHkLd%q#l%#X$|91MgYR+0k--wqvBQ*X2X0-$6+m{d2`{HKiuMUZ(`z& z-Q;KPw01JKx&a;)z1{*bGt6ldVkNqIb6#WQ-2BRuxlol6ClY{a96g?~t>8SsVvv4z zlfTyx(!B-`@XVLoNn@KB&OV28p$Vv ziRYMTzrx(3ExR^pWK``^wf@g##ou`CCp2Krc?#rns4RP}j!m@m48EcK&_EiMo5{uzIQ?^5^XE0pL$91VtuZ@`7gLjWSdaFXZTDT8n0d9G-3d1 zqoeLSs`-&yNaNoTir>d%3~Rcl0|)sQihH~bU|tFdK;S&sMC5WVNL>iU;-fiTNK~1& zf)O&Ol_>=KEVOCX9&GxW(=lOuGVr+9#Z|#trFTDCXp1jH71s9fe&}6#f8m^MkC#P> zhMMZL!P2P1t25$2Na>O@F|%$Ejs%8&p1;fztE{0UK(v^_l$p<)sD%Ok{_M4Gnzatc z2otDJw~A!Wv2wpfrL}oIelSke@~gXyf~7T$cbRBf?#;4e{+WJ;RlbmY2%r6ALwfz7zTsNZcWtNSuj&tIp!OVFdsy) zinZLE=2DYHV1>yfW03>FRgpC9m9RO>Jw8?!{edx*Ox3WO+fA!Q?~rj>es%{4Ve?uz+QgK1Zugm^BN&< z+3$}Y27Ac?FN|uPEjHM33P_vDU@~)vV~I%@trMuSx7`;fNlvIp{*7sF{3p-RLh;SWpo$SU8H9z{ zdpCl|(1Ej4|HQS@W9mV-ab4-{`VG@Qj&x7n6KCx~L5!PV*jRr{HHd3=ssLA=3~4e0 z*Wa|Pq8JAdlM>rTTBkQxkL}V4K;gdjVFX0$%-lA-tS=nI1`}&R@G>jw zMwItgRX{V@t#OvI$;6}5jhFB7)BQG|XXuzkhpyQI9W{UCuJ)&MYo{Vh^422X!Kjwm zA`uX{Qr`z75|}^&zaw8`eq3W(?gdxIHfxd!7)HKYyYctH%E`V*VVwL>E#YXTx_JTE zHt*amsg@wOmZb1Fgki1iJ7mT$mP{3FjM$07$3)hHkY>=*%Mf({QXbFL z^&<3Jj$qc980iKr>p88N^ zeRDh7gp}ISk?>#xevcYxi$_F=Ld5ucEAj?<<9ZJ=1Y-Lg9<2*GAT2N$!b?CNQ|KAe zrN#$50;}&baaXfYzEb>FY3C`p;kO!6V*;BDQSMgz~_{5zt{f}XbPA0LO^5N@YKv$?586Y-k$)KMR)uwVC+QWsr4uA zc-;n=#!nQ*K4pdav=!DTA-D!oo3n&ZYzZ_;c9b36DSiqxE1EtDftyJ4k ztQT=u87Nc=1BF`T_H14`)qg*vKvr&~Scu?qA6;FQD;SBJD#l+#k+?fCtJ2$@FKimW zZSo?2ebfaNcuQFyq~f6@;>jERN1s2c!zgqgx4LGYg1Zsrg>56s3)@DN7q*QkZ#pre6o1ubXHfG1XF1D6 zd^hP}<89;}%^x^+lMP;CZT94MB-t~m&E48Bj1M2j$yl)adFsOaP1vYgKR4u8heb#%IN@>A=Qj#aEpzF+$C+RD4&ST-`#V(7Q;_|@tv>6w2GeD*}FBbfgo z=GVh5Uqf5sbiQ9{%g>bj0VN;TUXJ(6!IOK&1@1YPAC2uDI8JMKNk==&{ELxiypzY- z{>Zfj{fPa`{-1O6ocCI8zMp;1xw4=9R9>q8^1`TEr_1LpaXR{bl!s%!iRY^i0ewyS zWp#Fbcd+clwPTX3{|^8F|NnRatXFA_6h#y+a0OIA4!JyV6jpIrR1SAxSr%$~YG->C2RiXeoL6E=1)hnOdLO)E^9D&lx z(aI_0bbD5&TVX&%-qM0MJlD9rXIpVY&lT$u#h$*l6M4gf9rxj&%!Q4yQu=9!c5?!0 zJIXsrJVNj9-~HRO2myIm7*8k#r}@c|)bf46Tl zlH+t5vD-pqyPZ|zM4l$rkKVKgM*yV(r4+W*1;-A?i+wcl+LMVfC(y3};sCUb9du0) zv*^8fFu#I^P8EALZ@)@!>s!~-a(VZ*;#&H%x7f3xb?wIP-o}b)ywQEV-Nn9bJloco zQ#tJiSuL|!*OGzjh3^w>6WN;&-n(xnHo}-jgTq?o0Hnn!Vi(Qc-tkhsK~FyhS|{C9 z*CgKH$EB~lHkqI(6cYtIh4Z%C%9|`Mr1$0l_4PC=j$EL(w%ABBJLVjI z!Z^d&EAwnX=(PwvgH?_e@Pid&Xq1cBOs>6|d#*bX5FkuJ+rE`iISECoXAmPIkVC&0 zQ@Odx4pMn-Ny3KNYkUx{Zp>4de3gb2=|IsjWuRK|lAWf~Iw^hCmS{VN_l3~mfgK$* zcneGWSvvWDqCc0N3u^oUdLx5z&_aV7W{EX4+t=~TRd585r_zA6Y0oW$KE@rXL;QK1 zKL?i1f1sX12Dpg_gte3s5j#6F`);o$AfwFx4l#cU|z&3y6MQHJ57IJq;W8`w(J(MkSH7X&%6@!2uj?)x{l?kKvizAm^b+9 zwjCcCyy>7~)5CgfWxEsm4?%9leZ&l4&QELZBG5#Kz$NUn#dRCb000&sDFIBYR5iFw zBxv%$k4Im=iI4!p8vqAtMNo}i%3a|XO*3WziGc_r_$dX&UsjVYP0@U9ry8ypGD#$t zz_6`-bshBd{Xi@Nx2nA5zd3%$Bv?(5(^1c+~4#8 zz*uB7_!2vtvZR;NIqAr>@)RGL0Q>-r)RR`b?v$P_lT_KyXk3sM>;89`(LgF)Gv1VCE@hS~%uld>VRAjc8@>C=IU@IMY$ z@wq}@V+CB-zEiVr^Pu}8E@n|FE|s51F4xZ;dvAV|D8vp5zDe@%BQVdASvu^-xd>x< zWRk8+Z3chPUL1pbA_2(Uo_^rjPC9~lG3@pTR*Eux)`eVt3_3Rgl|mOpm>|YruX3XT zn>y2ws89nkMy1>WGBt#CGHgok&-0PW;6hm;h_TXyz)NDjkySt>1gBL9T*1K10|wcySux)yEC}EI|F>U>%idd?(PoD-TU6(jqUEtJar=D zbVWy1Wk*+IfPjG1z=M8!5D@F{lkGdInL0UJ+S~nLW@TVzVEQ5CYH4HggPDWn2Qw2R z3o9cF6Eo`%WvL%xt~NG5{wFst@xKxV^#4~01PSfG@jw3kKbqf%2k5yktOvQc>t)W3 zLFbMy^tttQ_o#bHt&NfNA`6)q8LTAhCeyCe(-@gH8Eot@{^RoU&l^?<7@X1Zap&h- z$bRV{&nZuRBMxH(oU0B^0zD!Wus({&Jn&(T$A52Mr?uU#_U`I=-DHTFj!R`~>UpnI zN@a4Y>gtT{bt*KjKRHT28fs|eCtM~b>Hba0$*UhpN&?yf>0L2^n9Fh_Zty@bAYYR2 zZun26M8A5Ny@2cO^K>!xR;^1o$OYoX^NRqJn-=%EAjlEHW zDwJ9V;W^E6n|E_tY5!mVJq@KHd9s6Xy=CwlYSM=Vf?9o%vgDjc=`?^<3P3XL^mD@B z)H@4ab)g@Bp(yEo6Cazi-lTuVt)kDROGua54f~5xC&3vGKAR_ejVDZ~m3scfiDiG9 zxXoZm^zm4Oe1V!ESX~r+=42Z)iy9ENF@`H-H%i>27+EzU<$Pm|J)ZpzcHXrGRdN>2U%6n@_D+Ag0* z^~eajIyMM3DDA8`r9+A5VHZi5pHxtsl6n%JM_ zc<(KfIhp3Xj@`o+c?#Q-fl^(3(?v(G*n_F^)t}5zQVWIt{Hl;|9kIZuA46If-}bLC zRSUxVlzU<5MwZrY{~-5@X@+6U)YgLQZvAs(hW3aN^NF)9 zy{eRj)i5Vqflu}62sbP7zvn323+$~Fr(GQPI4GlXtet=z7$f#(wUN^;uwk^)d<_cm z%uumetB514$9_W3mEm)xI1Vpq%Eltg%uQ>=Y7pAlXYSn8_rxfK*9fYKi>t@vG&ex( zuHKoU$RCQnx@Swj9JVOO zRz#LFeY0YfM~c$Sc{0MFL@#AG(=ZmlN))@m4ze8fw$G!wJ_fvTGRlUS*&LA$>+aMv z#Z973b;#2fs;*MOv>I-&Aw;ANePA9-m}5gfrSlNbR$=(rNiTbWf7(ekP%(U?=3Siz z2&{M(a(lZ}>nVS97Q@Y@R(mztQ$4_^3=951BP{Flxo_EXUM(}eIQLcSJiRXo_$=O? zkF=HX=`8jn6rz7*|3M89j~*1@X1MoLkBpBawjIg(u<6mlw_3a6=Ww-FSm8PKrMNbFf_Fz?<)w6Ya=Wo0(C#;h8O>kmDW&Yz^x5O%`}zcRA;5sh-2LzDFTA9u z-&?7Q)B#4&7moL3CBmQ22VA`+r-O)-kJBE0ClB@>=VE$?xX~)(wUx6Xyt>9rAum40 zw+OND8}6k&zs-{Q=upY2sU^svm3W{(#<&HIV;ft_thii`05aV2JYE!yTfD0-yX=MJ zyCL{8Xf@ON0gPMrZ>f*5lwZxttXbH{8p^F1OBx*14VppL7uzsy2cALfoaW#?`%aFq zOPVeOS?L>W03PKWMJ#rj6Nj73c=*x-diX};G&S>UlFm>oa)~u<9R^)wC}r~!7X6LR z3^)RT9_HqLSe8#pE|0Ycw4CE2;=r}0#ORaS^JvzzX?7i7cCK{fz0sfnx~jIt;!JL* z2Cmx%F1QA+s0J=AW9KGFr{W!5B)Ik(+^vlRNZymGxy|+hT$i8F_KJuTOa%rlDa|gI zu3Hr+E~&woI*Wt3E}Cy%4w`%4HvVmm-9l&hBMmOvB_tZ-mtPnHx)U ze5qkHvpY_7@zIs;&v2b_G*@C}^b8>$h4fO=bR%(y3?p$7+W!Uk{|inM zYeJV%1xuGvXOO;~AcdlcL$gpkYPz^BeS}c|2zgZG_gsDsqN4KADJ(DF6Ut+Z=>HEL z{Y}3XQZaqgqu+E7W0cUq2&MqX^j-9gaj?#fF}QCJjsVB#f2g% zEMkfA_oE2$(*x~oV+rx2Xx(fKPP?1g-E638mm31Pz7`jk8wy&DMxYq5fWVY%riXbM5oPF`g66DUVQ;`tIF@}Bvh5}Y zu~ru~f0MVekA){QaT>T8l=nG8`%J4k!qJH7ag+g*a8w$e*E!14fN>PM43ToS#BKU+ z$nOyh$}rwiPSAbkp-7^5YPn;Fro|SL{=K7MoGn}cH(`{_$Hy46@7;pWc$l&5Ui?}o zY?J$gYiteCF%do<0nvf-1|$CN!*j8!qr9s&&zrb+7|#f|csuk+JC8U|qxQh07{!@l zU$u7G@P)LY*6?pAe|!I<(M;xbr9KW8Dy6SQ2e$@T8+F|`yLEarYX0KimS@%V!!a=O zgzwp?C#+c!HAyS0Dj(ZA8O9T@)D(^%Na7!-WPV1kw~?VQmfD8&4&x_4oVRKatxIU^| z#E9=OJbnPh^!N`QaE@j6yP&km?49VW>jvc`^HTSohyA9aONIwO{eq+s@BtD4&-gya z3&Mj&Fmut#s;V;F#25aD%SE1JTrV}s&8;)sG53S0t1(O#U2@r@+$&u4DUn?48wfaY z8$LYeN#&a45e|9VRTf>n^voPk!7ld6XoL-p{b@a3oTHHZn|DZrYvPIWr$TcIHM<*@$k*rHz^&j39JsEq)nH zJ3cF&TM2hg1UF>pt3ZJqfnA0M<>bD<`i01wTxd?LpFb3b)8(WHeij#BQ`r0$>Zn;x zhK=q=HAn{$2&1hTDdSZZW9ro;Y{Qe@@%{l5x@&0zed?sHD$?3^XTW0{boZ<@{5@vb zRkZHNW`bKge7h%$ap5Jhp|;INWar^<(4c+fRwh?C-BRmH05g?E_pND+U^WJ;Bf>75 zhxi#2i0=Ic&A%e9l+B0>8W;f-`)c1j7n{jHwZUX&h(IKh!}^UFUXf#WOM(FyFGdO- zcjG95@YuQ%3k4)oskNGaOo|UZ4g50eNgw<~0rbJK+?)fO1br|K^KUI{STlYUR zAS%lIqlL+s zLQ9z;m-bLF??XG46!9jCh(bX=j?USr5JA2oh`RUq%R9n(gk>uYpBG+-c&m4@5ksuG z6piqF1}f?A6}j~1AurPgw@&6(=E9e`{vawAv)gXJ6KD00LdL#m-X|x8bZ{tJ;qe`V z4R2n>o5Hd`*hK`sLc>#d(2>-&(&EE%uJC8lG8WI5dV(k9{@tHQg=A9q* z#J^M9eR_}PogVf?^QMhfyjkwcyWh!^_=ja30hF}X-_b|&P7aC1`S%Wqg^8xfX}ID^ zr>Y>wd>~#rv;1*9^&S&GQEo*6Uq5bZ>^?#FZ`Mou*W-QuPHctq<~FF@U;UW6%2S-| z8qKra_e8=U8E#O0``ubEYwVHH&pSuhs>6eV@VZ>U{Uy2g>@ zqGnj6rP_O7m0mn7*zAw>h1)6OlP)o4keqbQkEIYMMummOCItII2V+)P6lr1;)fLi9!&2n)*w|dL#{jBF8 z&2b!%don&BSdDUVW80AH8E%lJSbF(_#PMsz(>yTVSW)2&7V~@6yJF8tLPmnyhnLzn z#DIV|y@=iq$l4?!f}OV7&XH{S0DjiX@LJ3iGzQ^eEHiPi(k`9f9~MWiw;zM3FV}FI}VN z))~Y&UtXSN7suac7ro_ByUCelU<5oQBWNiayFL-v;k?foVTudRQTVu8v1;2UnMD}g z-pI7s!_FTIPNI80US}^;>VdM3j}tpJ-NV_#b+V2SrnrEd*-@D$Ss9tb5pC9*msykM z8m0240}2W$+ZCe*tx;1-w#VTq;_EUdjZnS^@0#V??uxc%D;N{iu2U<1_c~b<_Olg5 z#rgpf8&o?P$nDwXwBhI^+cw~?i8b{czaF*fSesO-EiXW^28&{q^*qfra(AUq2U&<| z613EyaBjIWX-KA|E15C5aYf3ma6NSjn^J4M#D^luvdUyQk`*2DZZZ<-7ZACGhr+ti zGkaLA9H>T9laxZLvzq%i*=f%<=|HN2O*6e*C3;A5H(jRe_C>DAO?XWamkZEixf3;EycgH}wvz%grz9n9Y)#Av#J$XcWVAj)TjE30CCww!tg(jLbf+)^xFY-d2l=ulaK$~kIyq9pKD_IvB`o(F zlWd3jJu1@wHmmg5e zx?Va}oO$Jn5=XF|c5Nz!(~44Cb4`@n5igKI5j1OAm5Cj*25i%wHXfUG$f|@sDdS(N zbDK@G!ldclf(_I|RZ={7jnVFDq@_=vRG|^6dJVAPH*1NThp7*kYel~4?SfMUXKtOB z-D?0dfm5%cK+a}oJ;#GEui2bMxTjASkJ=oE-X0Xv_3>r8y76GGv?T#1$^vF9Q0Xsb zG#8tmb^*(#9$p?@8WU%#k0FZ|CCPIDUsQn#pxC-Rm&I**dtS1+5i9O={5_ABEP9~j zeY{=uW0qEvGUxQ{X>X~2JXQQ-v78%XZFior_1~h{#Py7PGA@O?_;^-q72yKy&Q-YM zI_E1&9s1q+vY6q;&)@cU*2(()=TW=xjcGm;si8wqrmIGiYCwz!_(o^(HK~4LOj_V= zIk4e{xmuR|rh|+l^dz=2I+n5e!%f6YBU^Hnt@10Zc|2}xQ_=5r{BYcC+{P9lQbPU3 zX=U9p6ft9VHcOW`0X;D$^BlBC@sCmQ!&rP*pxT$5d%(lix7X|}?i2z4t-NvNPd!J& zf^o%I|FHgPW6H{@fweHczJ{g>zF0~l!^CP6hOJE!?jiW1Ve*$!-$&=l>&iWSs7w}r zV~qXhbt=SK>O%Lg1z!&y|F?Mfp-+|(MoG=0DYTv+Ix4dbCiqL4^sL5!xNftNAhU;+ z=S=#>Sajf@|G>?f;mEWF#QR}4hq0g$dGW&$U`BKTx1P=GchZZgdD?eZ&X9T5CPnh- z-Gaw$_#2zwl#=N~={YhaS8n4YOClOe5-g)jN~T*n#+zQ|+$I}R=tHM$UQ?AH<7PcI)wpkj_{i{0Gcym;d9g@SJAu4$h*K{f8g)zp4b`}7?%4cg z$h?>x{>!g&N?1M&n;Rdy_eI+pUVKjt#g}~_eTUd(bp-Wv!{k{x6RDzGb1;t?u~TYh zJnm~_g=g+P_O(5{Q?W0-8d0@xy3txaCF$YICLG#_&j;tf@87$ss;5}DrstFvoqIA$qF|e zH{r&;*~{Lg>M1wOZZl(d^@=U0KXZ%3sYy8;+BP>vRr-yl z-@ufE$DKpJ5x9K5PB@mD^!;$oX-uV2(ShxZq1|Stmo_}M--E##c*((^MW4xdjO&S? zS0giC&9|o5QD;Zn__wJ>FrCGIq~+7D4=~}un7(DC3J7*RXniI~%Gc2Rt$_P}FOj1_ zEcnuwydzwWT$urrS8^At^{k|lqeToaV5t#)y+FRo6q-+<>+9Dp5Bne`VK56b6_*av z-yDMl#|A5&*jtR63vX=2Y$~E%8FIIUWU*tPxWZS;FS?W>CBu=zQSgvQ?AXbhd*>B92Q?7Hb$rjCqG>>yLY+ElTd9ray8U$+-ReX=_G zm5$4l%8+iRqV|fVu{(!swl%f zbtOkAjat%nW3YZ;wXx!s4y)$#N+)-Sy0-0!V{F769xQ*eEK0Hfl}6QrNx9Y^5lWu^ z>TH1fG@VpxKXNP4A>-+S+)x78ihvHz2)$C1iNelqL}hDPj~E~R!9>*g z(~v61nfcd{SD1F-j9`m1O5YKcUbdyQ|6~T4|A#R8vRoajP~A@a_NjA4;iO>1xmSEc z6H=cwkL>Yod6P*)ZS#3{f)*P6y(}vdOV?%;Mo60PreU8Uqi zzz#C~yyhz-hLKuckEuquMpGC|vyGk0?M-!UX;&V}P1A4QcPq$b-mg!SxkeSw`L7@!dA$1HLaVPxJ?q%)IG%Yr;-KdAI zn+Wfg`6a{%SOb4&%!Rh*|GIP7lG6EFYtI~M=V9d$@)z)@Qt*~eitH!lCHjQDoL{4U zd#~j9p|Tq$A3}8NV-Q8DN zaj%y*A0*A`%4NiCn^bqY63=*VsbbPE!tt(q6;nw1(-rWtsw5Z_BuO@r$cZ=-Mn570 ze?t8ifNCN*oQmpq5k1M(Bz^tw#z%dX*LD%Dxmu~3BVSApVb9BK1}1egfBtDvDzVCC zzU_L6Dt}5l9A#I@st#rW55M84Gs6-WH*Lzx>EQ&nIm1q&0U3MMW};Q`Ay~!BFDsG+ zErenql+qe6js2#38ul0y7ME$Yc%|m)Z!0se;>=j03bXw0=FxAfQqST{T_4?s|M`Nc zWsBomW%0qcVXP^8AT%qZF2Av3@Uio{^Hch z$mi z1NnR2OdO3@a^t9+YX}9cQJEyPp<8t<8W57PSdgJqVGX*s5j^=&6wF?!f8vVe2(?8F z9@Yc1#?OGB8u($T%H(2ZTAz)On$`yw5UMiIbm6oQiV%Zbq*+GKB)m$2Ya<4wozMpa z!P1?nGVQNLhwYH0h;h#=q<>40S+-`u*~*Dt^epG`5gd+r*cMeI$HXPP z1a;Hg_L%BCJB>V9$*^j#tE*Exc2nhdyDaS#?Lc+04Y;Y@Zoi$ESvvpM|9*b&;;IL~ zvk5}$)FE2We7kNEh`TF575u?(FhlgklTi|AWTAz}^f&UHbDQ(cF}u92Oq0e8=3m*pTZS%7K5B=s~+PhRH zZDhxuX+1g!S(WPI-`eW@o1x=~E9jUhc=yMrvT$zkrI=}?obsOwzokyL+p$8f!xqZV z0??jKsu0|KTjh%I03hU+E6A;_wUawUy3&_|wbFo~{PiH}DQ=fMhQ=mTA9R>%2az*B zlzN9NOUNGNn!?yYl`B}XaqNSgVae=nD=^_?V5la56h}XCxL&uy6$Ar4rZ&}m~5<`iDj5CuZ<*wKa5W;5D8N@r0i|JAk(hqjw zat7LO8U^BFdRIX%Dh?1@2jU_+p&1a6gnM(py@`>EjV95vSZ6AijT)4V8I=7sC>u90 zA2pz7SYGvLCdV+_VLsV6mfhHqcJDrf(w7fnZXA;Z#;)j0hi%>jfIA!rh# z6ns|wtN-rs=Oh?w=S>gjUT;%vS%-a>SA@!1EGT!%>9lyo`~;3Dh#cmJvY0SY50|jY zW_)F&l&?g{E1SYIyv_ns$OdDuuRhe90LwB5?m0#_K`Uw6P~tjl*hKfsV1?4QCCF^w zV|2q@;BHqCXl~!Dw@v002u4cet&?JLiz-F6EEEqu)1uLRe?fPx+}CQTV$BwMhI?G} zm?r>&N=USw}u~!Ie4dqdUb1dP(gtJm@eEx|(43|cIthCbnuYox@ zmXhp1lly4M2a$mfv)_k=e7o~czV${gU;iVA_Nn$kKcw_$TfH<(3lE0}hog2^U+}8A zR#ju19haCmyaOEvCo^7_Rj%m`u61478~4IEs_LDcNvi6CV_pNujoNX{496srzNM`W zQ&Mk`J)uK|qfv>iu-tozDTh2?h11xH20Q|rtnR>>+#S&7XO8K$7OxM7{o6G>hf3Pz zTE%EbLUw`szcH+tCpn~;?1&Z3ESON@{x)&0j5$C-7qU@mj@rK4+%&@N`TA!|>lr&WUIMVW@G8OYoU^_+or% zNBA3u!@3q9Z>wLg00Hhp`*LA_{r*NkXv}0-y>vhn-+6Z#ZfS#A`sNyfavN@`BNO3i zlf)JXzKKig6+$+lnD=|Ep+_59FygFhC5Q2Dar$42ZE0hi<${TUJ$@ry_S|`lbffGz z#L4kqT*B%!a7+$4oc_{*P~37^()mtNQ*qhVAV@Q|VXWViv?ArS^fcCCCADa<_~Cc* z5ZJ>-!^iS@TYz>7UqAVy)q50*9rJ2pmSUb@JMma2bO_B%i7kv5`vB3Fr@YW2D?H_| zjanr#`=q{49jG^W_P1;88C`n>2pO_Ri1_ zGQZS+SBFnUjiONGi2lXFQY47fOUpZJfCBVTf(KLmbF|X|Nv+Xa(7yr}!|)YDub-R* zOdK-vvO#1atz@CCMWL+#ct?BG-A$T7Lb5?Z_-uBA*aXRuULtJpHz3Y(3wU%-xx#*0 zZ((=@x=FuWa-UpcpImC69B2$#f$PJwN`S^hKvLz5ojHgrOWcP#d=B`@12~y5pRRA0 zFW<(=@9u@xSq@HLGSBFt=QzB*j9T5t-}x4(W--3D-%EjM<IA<^5Og4QZX~xIOH*&vImN^EYui&Jn&1SNaL6k9>!#M*3OV!>Rbv_I$TjZX;E3E*F5Epm zbBnbJ5#i{TSuv38x#-6!>KuQy$sN~FLm%kd9*;kGpO27Lv2%_Vmwrn(aXhikvT2X% zW6L%SEJ5<|J)}vYVoS7wK1RVOr2-hhSNP{SQFJ|0a@&dC`G5-^{WF5W%;dB9e<{jk zc$d#c$Wl?mFIF3?R*Szc`l(D_{XJkK*UgiXexM*{ntwJmeI`XsKmNq<-;X;3z`_kPzJKic3fn&2D7+vDwRYwH~%B};6*7wgE7(K2KBV#Vhr3ZZj(Vs7L3R;me zTIG8C*Hi$Do}?;iGUWb!DM-}2artV!eE8Ece6_7Qy}=Anwdy8oR;W<|y!aQf{P{oW z+tq%?3WO2WI1?%a9pj+D;wQu6C-!ZU2P2Lfkg+UN86?2g_xMrZ?TdX${(w-&%AH+T6!&+qTOEpa++dGo8Nz^| zg4yt zX=tmg5J8U@#zw`FX!!&~<#w0Nzf88=Xe=ES{%c=)-6wj|c}&t+_4aa(Gp@wEzI@8_ z@~S|i*y>^Zy{Iv-I^RaE*f@_K+R9#`96Z6L_QLZs`=v+)ZPD^G(Q%JDmh=phY*=%fxiY{*i4e*&kfPh?IF*RC{I(ho`Mt81>$Wg zr`Q3ZY{3n)x7Dw-Ys5O9TRF7#O?rgVhAa1EIG}ERKS5KX{%S5{Cs&k%bVZpOsuTXeW9Nsl3 z{$%~NAbu?c!$ZQq&hXG(B2b3*2_nn_B6x9JBu@e=!7`72FxK_QVn{QO3u@eROWgAg zmgOgq=*NqjfRKEIx*U`^mQF{b@0#t(rx1koY|+Xjd@y3t&u{skTMvV=Ci~5Rv1)Z; zHe;yVgJk1Ce7`X6%??3zqD>35dLdZfe!i84JthSl<#Zrgx4+%cw>)+#9(Fvw=(FGx zCG_P&#gr|7<|6WaEYda-gTR`XYE3q2KCx!30y?a=m;)HcaRBP?XZ zqKs7+v7>u1{>(J~j7jbx^C(BaYt^>Nf{;u8_{lvxkJ3PWk95p?JC0`y&I=;*EfMo= zmeGDV>I;ZCFV~AW>Abi|`I=7h$4BQ>w8;lD>ggE+&30TiDx`Y{)th$B7HE{9*@bGI zff>rh{8p4g-S-6wISxi_!gSgy3$?~D`&YE*SgRJLKrKqaJ3^sKq#O{T;2ou4k5TZ5 zR`7^b@Q7OQ2q}ev`4$<{B^k1+AHx01Y&nqB5IR~RJVGHnN+BGS{Q7L}nDAKA3d+Dm z=xEDeRS}WBv$o_*(86XLDemEC_Dr z)7s>n1xL6P3hJKr7i`!}-S;E`kC9egSp+T$l`bDPPT@HAF#Nf)%YXLRcZhca>8@s) zUfT+Hue(V3f?9rF-+3*t>-HbD` z#F$Kr(eEnluNO#t0w*)gM?TC$0?b1_%tHjsLpjVtGR%W+KEz}XksTM7Hve31-+*+9 zPC*y@(rTjZ_%7_(qf$e9U(sUs+Jxnv(L3!lm~KU_&9HybgZ5g>8CTdaqIqx{7uzKR zoV7${{2k?wjr$s=7$^h(I*@^exH%mDO}`TjKc_z%@Iti|IKt6r|Lh!aoUE^LqZ{sC zp*t2|dHNaGue@lXp7Q(y=1XGnIDa|GTI8E269b}sey-qSFMtqIEJWkbj^XoBf|vPe zafXY^s4Krb3SCrP(b-f>TL@c8E=%Lh;%nC|e%TGHRY`6xTZwuW6>nT5I$*^XZ}u82 z9U->5r31FL&W;gV)sg|pT8f(r-#Nk+m(bmA9yz6V*&N5b zv8K5im1duqqx-6vlf)MLo~{Ka^L_8|y?0oEyRSIjCz&@R%nTeFXS#K#-{JzwlQtsUWt{}!wOLC8lJ zmHlE~X8h;ei*-zADfwHbzZ<1KQ=CUP(^}q94I`r6 zXX@I%j|J|sbt5Bn($L1_E&7q4V*97S_b<<1Uml><>XtDos#x8>;L8JGXm*22f{fE;k+*Bs6kE-IH)y3{+L;4H8i=wUD{;AK0Q@iJn>WF_WX2h-DAMTQ`QhxzWzchUT1 zM+XnWnQJ44V<_hET+s|C-8Xsa+S}VB8&#a{+OIw?-6#3h_}shjiYRDGa{b)Ip?&8w znWb`MwuBh0Kb-bob6vYeA#_)njZ^T-=G!gd?Z{Csluz#=PLjvecw!jDn@D1sj?x`z zgtdX^FRq|{I09sS0HdsV;U&zBmMk-joe zWZcnwl{G9}wlU77=2$gr@5lxs=v2rTjmOHWL zEJ-7C*u8s}+aN!OW4%fnye*^rHT0zi4l8}vYCDE636_^P{Y0Q`RXCxvP6)p@FULB7j@4miOk=lEt=@*E z(Y^UPzt!i65NnK%1R|&WcGA;F*`pE83m&Q=3LSXa(3?G(s@>{85UoL+iEP-1OnP>L z29eWe_?fm5j4qPI3N!gKt_GMO6clA`rE1QDMlPSWIw| z^G?A40EI1r7HW+r6}2r6USE3n=!a2!T{AEvYEtv34rs*jpTh~0ED`AS8o8d#1l;Bv z13*Y%FT&*dlG$ix380usK|SwvMNbaRJ1WMs#nCz9^cn;^J4*fyam6c{kO_~>|32yc zi9fM#s}^3$I_F6=E()~+&DU;O4>J-b%Kh>s;?IwdJ^u`TuLPxBHUtNlQa!VD&3}8b z{^=lJ^i^QXe@)vE>nOg8;}1GARd5hZ!Jn1q-j0$+_(+& zkbN0nkh`#J&bMc6mL4&6681$w`s--$&YFW_t`8&emRkKTl+I_sT>O!Y+)-a@N0J%) z2J_BoOWuBlW)1`jdaxy&zJ28vG#{{fW83Ia?dCF#AEo~1PdnNyR?|I2Og9~LhVqKE zYbif+0ErtLqe|V}spb`Z7d&)tLggXG`fXuYEvRcwa8a%GFKyB0AC)0wP4Ln95^6CL z{kSaWad^$pFW}+-7>PgcY@+NJH4zlgAZ^wyn{OZ1e)}R`R>1eOVQIN!bn~o_VvGO5;?)8XHN2_(PHANFAku*@k_l}SwJOS*M~RWYlPw(kfa5|=+fOCJ?&3XKB=FA z`(XD)Pf1U8YK){j3A-_l@!f$AG}J~3p$Ckb-= diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.rcfdb b/MainController/incremental_db/compiled_partitions/MainController.root_partition.cmp.rcfdb index 4a036e27d086fd3594238b3e8d2a0cb6d005eb8e..41c5420b8827d35dc780f0d3727b222a30ce18c2 100644 GIT binary patch literal 14679 zcmYLw1yCKqvNnEj4ek)!T@Mo6A-KB}+}+(FxVyW%1_N#2jSb2F+CB;WcZd(J{}~Ca4dTD@KU|&Xzq&j4g^zZ$>PWlU;*cG{0!a0p!vfn7JNW}+(h~r}=f+(Da zCSC#nGW!5QW^~>kDaD50#rOKjcN5}ZV7XsX_7CEN>sjiK-_B~aRGTZ7wyd2Tz^*A; zy)OMep1*2)KP$94aZ8i&!g9x4e6{GLC!yr;OHYH$klCHUib>jN+ZG1Fd_r?6WRiRI zfe-HumrRIX-m?gUOxG8mk4}7gxLZ8zcS)c9vpJu@GVW(cx6L`?(-C0r=kN@ZYxKKS zQ!D<$S^m!Ky|%0E>ATeO&dJP8OMd=wnD_#3F)zfo{4M?lr?;c2No~K!xs+7>&#^#Z z4&ic%^F0?AB-{7eMOy1TW%Kd->9}au%U2ZXO~4Bn`-{}^&dEO?x*MGKpR69W!LU}A zk-9$hnnlWK&?IhF+KRP4lwJ(prc(Vl-Zw^5^y%*=UmjBsdpvfRusg7Rd6*u@P731V z5#g;iIGw!eL;Bq>UGn9;c`T<)x%E`5ApJJjwXj3VeWs^5oT+I*z9ib1FIkB0lZM+1 z?4M1@&voeuDr?%m{agCwdU|wN=|>%#eS4j#bfOnX9SwN8`GXnw!b`@C;I9LvhSL3h z$L7~++UDfEoA_0;SffTtt7Bb4}_Oai1~v=cCAaSk8L8agmqG zn=2a;<7Vu|=H0{DBCjECc4~{A{`X!^!Pb3jrb`?mysg)B#9xiWu!B$I*y5p_K@HaT zPV0VCSp&7luCX@iy05{nhl3Z8O3jOF2t%}nud ze0r-9^u8bJQszu6K`N3jOR-xuIl_zkNRdQ#ir+_dBt0X;yuZ-fxHt~px=6p8exg7y zU<+5OUGL;v&46qR)2x&#FoOrj)tM2j&Q>NxB~yxXKHYpX;-;M#1xBo=EDFxjLL5+31!SHu>uw(u=bT3z=+uOz}?}=8{6tg_daWjSx#&DasM1PIM&^ z(2umST^R^;eljk4!kEANH2-zfM@9NBra-m-@!ftS@2)bFVQ%v#=-VSjGx>XVKgDQg zxj`CFREV)Nz`GfMn-lYN)&Kk@CEl4t&lra7a_b@MU^JSw!u9eQ#X;wZy|JM_?XwA7 z^C5g>AlhK#Qpt0=aiLZm%tb)!Y4{9I_>((xa4VFV>Sna}G8@NxY`1YYFohlJ$JvoS zeA1qOxxU!TplZzQWmq7K5+8E?B_l`WN)C9#cGRL*ng9VXy@!-cgSs6b=N`AWqlKe$ zAFU-)ca*Shp@XiCf4~CL8Fqk$x}4X#yxbDe77}$sC85lYjZ3IYho^)py7H!GB`k}N zJ}S$-5DR0n6nTt{k1mi?bq34tRs*oy4uW6nb63IyLO%npxalYDWd8BQ9oS zzTbp3b&GMBFgI^s@mbQKGdT($&!OOkRk!>_FF<;xs$j6NIuEjw-_Fx{fVT05f$Qa! z55R?*qdia3^uy$GF32X>?qe>9Ux%*PoLnc92-QbM`q0zudguJjIyQ^3NJ_tTa!)66 z8t#t$P~qXRN6>nb-Qqh{%IVJRya7zU zT!)fQw~>KUE3N_l{H2UtHtoVAp-TQ0@&lCEVZrgmQxQHk;^#M&a@qjV3RMbb4@9KK z-N`##qNUgOZEL3Q9q~Qg-Gt#*AC^rBTd55S4CniecnF_-8qqV@?Okg%+QzJvn4_P< z9f>$KGwpk{jj|HuicAFWrx<#qA@fCYK!mN&G>PVNpn8FZ^SN2Ic)bqui~bD58O88g zgG{8amR2%*HpPhN^bTKK$kW3=SFp?qF$!^r(`j7y=8MgY6`DaJV2#7WG1bCt?<+xx zDX`UO_$p5pFgiTIIe{>Po>FDDsl+k3Ryp+( zUg>Q9kVna@p~F9=SVi|_aU3eoZ1E@7jEuK28jJS>c}w1wCqkpb^guxmT4Mv@kJ{@; zGZ&4LFo3Rhp^anz`u4PoVu8Ad)00FwIwSL{cZaRT_`OCmCK5`KeD!X=gg}_YhbbIA zi;QIFZA;e$eL27*recn#4CF{rSlMRs;HZC}a@kFay0xVZNF3q;av(gO{#7Xur>ECK zb6KJj8C5lLB4hC!#6$}$cZ#WzLHy1Y@!W7#bbcGScWMkSA!`NdlO8(ispvKfY@9KA zO{%{1+$LsBBlW~ispMOU&G#+W)Qg*Z7ohe}Z?r;`y|9UWI$g9MC~RRj{OE)IEg9J3 znQ3xks^E6ZTiHqt;|V0)Phu%6wlU|H5h|EKH<_#`f2Q9d0w5j5<}7T?79YpXyt-bU z;9jcvF@*`X_)K1|4{2vIm&&dVT^(5XnG3I8)E-+`fjpaQ&s)`3M%WgwA1fEFe7s9y zB48>gP$a5Pw_u_<-#&OTAaNL|8&KIeIpNUjT}8U>#uU>(;dugPN$i*>-2Uv?Mu*hCs*L8ZXzZ1eHPm zvQaoBrcE5#ptk&E_nDap_)kWVmk!y=3SeHO4)GY#dERRUo(y+bA__DBok%RR+6W81 zbuMZ!4))h#YG7OW{xn-h!D3T=dGw^6y4+*!8ky#dh<(NXxr}nS)FR!BDoo?oUk?;* zbN`}>v(A+JFhI}7?OMq1x7od@#0L?gJUfPIMVJ!`Xo4tE2rIq(M`D)f?cbR@oL|`l zSL%#j&zi^m%8DI=lmz>Z_8N*IvuO-cVFV0WmKn8sjW$Dz$JJ`xL2ok4wHiH7Bi1)} zeIU$Ab$UNDgG1>U{!Xyh5e1a0&9*;A^#}_CgyWCnsb+Df5gYrH_$jrUT~8y^7NpL3 zzBP|H8l7e#Fl@K%8utVENLaZt$j^NR_d0SS{hpVhnCD9jy7#RE;n~?fcl#WWpX7f> zd!-6PoUTc~NVJdEong@?+#_hZkpkI^xjcWQY$?JKr#bYy)O*$aqFXzha6z6*?F`LX zM!C_8)cOqKIFoGFT70gg@JTZnC6L1R-GNCfF=*cjyP0p;S-snt_x~*7f)fT9vU?J& zj;`B*8hdS=2h-D087W1K_V=Q>%Or4F@)~SmBVtn7_VR>Ghx|*z<-W7-t5~stA6D##XLY zm0)5>RIOu%?q6!+DqP}Hk-K@vB`62gxtZOZMSte*- zXs3wk2+WZCBZ3<>Ylbvo?g-cs4$0arhz#Y*W^5>FX~Ql~0GlH8V*6mGe=Z(A5I}kA z!-bBAjb-=Qd=NiRzUSlk!}xRy(PoS#%hQDW^&t2U&(36j3PDf_6{B^qG?dSJx8_Qs z@zBE%jc8f$G}ZHwp-k-V97bpC%!-Q{;;Y&jwlMiL243eBB1x`}U68~(WVp>J&p(R$M+S)ahxjfHaYnXJ zO7xQg9r4y$xEQO-xQMF~Qm+?<2OXL;r9E8*A9t{i6|WRn&6v~=)-3CXeg(w7* ziEx!t4qg&OhsA{Ce62Pm92Tpb_w*u_O2i5Ts>BNX8pH}Z+QbUpdc+EW|Jn*vh!qA# zZlD;kzJPIyTL^Z~>t zn?}4<9Y%7~s>HP>E3z1Bx%y+XW*rS3tMnIV1ybk>VoCYh*wrS4zXP;WwI`wKn7%Kj zFA!*5I-c(?60{QOO+x*fp0X@Voelh-FZ)Y_m72D||5Nzkw1o%wy4GA42I+9){)v5c zR-)$fvXNR7eye4rIQ=pAg_=U5-o)E7T@u3HHR!oPIvxQlY{`E;w@RHtyuKV!@gf-4 zw_=5&)-U6vEg{2lk4uS@ZvN`z+mKy&pGY@W2VVZ_gT3H-G2SRQRtvdc3U|QM-D-Qg zquq@L$&F-fEEkFtv38FVYn3%mY$MAP$BW@ko~O;nRku`QCgHLA>+Q%i!7X z)-WQ29sD<4e}dAnzh9;pK7H3NG8-OD$WB63gM3HTTd4-2L6 z*pUhZa8i&H;iVh|P{9$cq(}dsvDg1M2LAnD<3B-mxGQJ-Up`ok+JAJ57L2`0R9-eN zYU;NrP80BRY(s1&N_0r^izIM4&6sNAkywim@f)Ev%Bok<>Ah`RU=bFD?8nOtU9k{` z)4ERwj?M1dsUIkv#SWe>if=r!XF3IG^P`kVGkNpf^b@NmOXN>B@ei9<(`K+kkoCVk zi>M!H8Dr>!NykJoXGW#rL`4$e%SD+aD=(NhCLkt_im?vxGa4DqwVl+D?G=nrMtFco zYMQ7d1VlX{iOJ^MQ4(-h!X&w_M2c>oNV?}rUr|rNeZrf535fDC5R*+NphP%xmR<?do&+u~BBwlFP_N=EqtKg6#W(g|)AZrUfDczz`eM&8Tn77Q6 z@*Wcr+}AdVFb5%!-~~wNUuoDgr7Q zjVxn}(U|tDx=3f2F*iCwHG7xEvMLE5u^m(`31#?t4Mk)1j~W?u33AV6?*J&_eeI#@ z4+gb;`+$&dQFtYFhs@}D)P+(?Tk5G3@eB&H4_Db&bUob@=TA-Kn$6|3_$4w6`0AwS z#6)DAH5rmEXoi?HS&L)gzXHS<55kpHs-vL9A9*;UzlowD1fBKMu_6Fayjxn2A(ws^ z2p#P5QtJ@SCeObUGs65OI|Jws;7Z8)L=hzpOp(~E&=-GcI~lI6W?(zy_cCCg?JJjF zH76bn$TkEQcaWIjJlcfAzH~G<9F9o{=DkUHUv$R z&h*E;uN42#%qXPHmN~@BmIEhd4srOchnWyBn2N@VzJw%@ke>HWDs1`aO@o99hCXMh zW+c)gJYLaUZCJjfw&t<h+`ceSs1fr1i0>2;s=>1|nXAdH9HLHfvUS-*5+Bogg6N**q<4Qr_3MHLhEhVc zuIXn;a?ALUBp05t6B*qDG>t@*?2!oHtAt@IJWqz{?bBLaQ1j3_B`|ocCqmC)L3ie`V z&bUD3!FG7rSAJ95%CAW`aHqchx%f&unLjEEWk+78vMdA|v!8ZNuUByw2a6}f{sCgP zk-caC0XRJ~H3E)gvqnkrj^Wi!i6T4C!NW80(Nnk#bW=xL@Fw;qha`tJzO;4oDb5;$Cl0Bt13# zV#EiRy)_q&7zT$?^*_W7WQZs$(N?apZnT zh(zm{3>101R8Aec6Z$jrY^;-k#lhk8L)qRHX@yP5DIL$Pu`GO|^9dHuU_mMUH=_3D z4g9HuTBgK@XhOl)ZO=5vK%JS?2plP zEYUDEeU8W~)*h!knbD&x9;lSgMKIv0!*2HDfawn|hKnDUNy zAI|sOzwZ=&=4u8h}EuT7)SdPx!dge6#8EiJSK$ERPFEBysFSN76fz`Opn z-E(V0)2^$(LDQryX;J4T!+V+sqq<7K@k8Ev+qltfTAxdII0^rdHJ0gV%8Ryp2Zp0Z zk!n-gN@lXj0UyiTm997Pg@?iHG!$E%7vnNG7ozyi61NQB8>hXi@i6>cu1m!DT+-_8 zcig#wzY`;Fc-x(;Eqn}EmOi?{SJ4jM`^NK{-ra?DXvi_{z+c)KgE9M@Mq+r+OO|Fl zVQ3AUZ;DZ;vc$6-4A2w>&I#`>2sELRE3^&|c4=XC7Ky7qR{aBD4QYpt1E2Gu-> z6QX1&At z;dZ9B%$)Z%^5mQvchpB)ad*y9{2v$ZOf+=;4V^De^r%|wWwD-~VdUo{v$17s2T!OX z7kjL)!>)bjo9>(?u7B|n`3E6#vF6kgN=(=M`jAVHtJ_jiu*P+$mpUi<6}^-_LzioC zICKwIdeITYC~On&2CWXf?7Eo?977MTqP6|6>l=J*)9(2p7Y7G7PB&PZNQZWf4PzckfwtdK&|gy3?Az|nTn?wE?Q_QSAby>E zjSSSa1N%4kh6LDliXy?SJ=$eSY=zfT@0X5ZO@)^hO^u!b4R@c7hc=5LqvKrAT$P^b zLktI9EdC4LZ@XsXro2(Ur4B`awFGQ4{|}1{5qPWij=#f#M&LD90Tlb!_z$thS|tb# zEBU{;w)e~g+EBG~w_{#W*IntziDi<&O?F#(D`}2haYmN(QkC`qnNIn{J@O})d79+^ ziSPM6YojF|S9SVewf^NiflYOTWy6yIZh%k+Q`C zfdxkwm$3NSRx+($*~q~~U$#G&bPm;CQ${Y$>KEwTJst@P+F4gabN7l90jSXk&wUE`Yz9}+{7&M*pfx2sI$?6Z#(Ud8zq)AG zzn5R?e_G?6MniPNg~o_sEEC&4ZFz>}{(1^+%o*-NvuL-#>g`6An7176tQ~=;W1Emd zcyy_&D=}Nb=$WRcpP@cO;G>|j(~V|0o-ubF z3Q;_7M$Onmy^i3RyWXhyG$cdxH&rvVM)rj?k$pOk6?qvK{`Gx8)+HmPzV2on=}hO! z>n_tG^HDS%R`V;lUruc6ucMRAJ~`d+G7_nNqx;1DwpK8bJkmHl%T`9)UKZaZioTur z}5JIh|Xld6d?F&vcx>N=;PkyWb_+4LbARSbxeI_ea;8!PtSeF-R*s@f=h= zSB9TaB36GQDvv97)HvNT+SXnxPQ$d%!~Rs3o?yhLG!V}FSsOsHJ5-l`Y`5UOGOHJ6 z%*;UEoi2e8U5LbdqHJjoJ~6KKJ%0OLKkB}Z*Bv*p2Hs+RIye;c+XGek>TBD^rX!ge{NDG%)f;pZ=cVpXgy#wUYcW4o=x>J*{Bp3}Uf3r_<)6KzTHPp54MLdB z68{>^uNq*plk@wPyX12lFMP*uaNW%O_2jX_Qjrd-#m+o!DBf9%jFwD?w=!PU?8O)L z%G^D@8tX-cihaz-&(R@8;lKN5uq1nrSdWIy=&yxx%|cVA3}HCc;_}TPherYOW9dh> z4L+V~9v(~%`R=HZD8o46!CLqt;^Ax6HR)YK@xlViiuQP4yg5SM%rh0L8wXQyuBG|% z%|@R{(t=B4C*EcuDrtSJlLae>a~8Yh-b(z6-Wl? z&s4DeS*YqlwBj@IDbTgKq+e=fl5DMnmaUrHJX<90uxQmPR|9f5(Gvj#t$XD9TcVe# z%xajAx-M`VYt8y6P7G6(9MNEnZnB|Dw*{=TQIYQAG-iK;byO^{8-Lw}NsuaW^$CQI93m%8~NC`0}j9 z*cBk=$M$PBNfOwb;zlISqo>YVIq#oFW zx2RgB6nYkG>jaM}?uNDC*LniSlUaxUr|3aGG)u1O3GL51!YW!lm390C#$BDTiMAH> z41Bn|pw-uwjko2-PKlI%WvYg%dFw^o`5ZJ9dn-k$0n)3o7;~s9qgo`hKd2DC$h~qP*gs`u zD0r`F`O*-7^_Sr3FU(3Wv{5Fs!Zab8rY=^-oZdWF638hudG10?mOuK)nHVEFBu6{s zX1J#|v2ru{T94#26LJSedAqX()_^}qLg~VsbfPs8E2?eWWB{nGt=%VKl2zHeN+AAv zzUEyC|0xH!FzPL4p9_LF%lSljrKf8zQfy$9EPR}#3Y52yXIh@8p9zw??Xn*{*v)(h z=6m55UxPz`ePOyEs7huNQO`y4uR(RW@+Z_NmE$gO7g`7C)P$NW_W8<1JK+2Z2fS&x z1{%eQ#(vz4oD5A{MKGMTwjHa^RyN~msgH!LdO;}^Ul(L~Zx1V3zM0N0)v7$5~~?)Gzr*@&Zk6Lpm~}PC_S3Guj11 zAZi$M+UWMT1qVkdCZE>wsq%G1yL=-O&cj$^JUK8`1;abooS50sVj5Db!?}qe0a(EB zW?5gVI_~hKV!+bq5IqH9gH-_y%fO6T^C zQ6vd&W+=_XmxZj6^@Gw9p-l^f>T$>Ae#9zOet5=O7RqDLW!>(1UTNhb0tJLWselF1 z=5>;v;QQOg3cO=`l+f83p=JDwg7Fr9qeY!LK^oYYmUwGw@ z2N5;+6DF;2ElPHWZW)%OfGl0`97S#L0GSrVJPnlbKGa-!r?_s(dh-eU?gS_E=(uz0Re!AYnCokFPI`w(HQhN8dtf z1<~CQ?EgKd1zBab<_ck0yLGm#$6`rm?5!eo=gCt)GOYCZ%3kCY6ss{?=Z3MzV!4VP zmowFHI)`1Hcr=&!1qdeZ*$Rt&lv{OIKLE`bZoHXpn7#O2BaMhXS-fld64`F@Bs-$L zR)1RtEwG7OMS?pr{uioU*aHwfU)q{x;4QN)8<3zOAs3l3xFwXo9WzT`KE` z6u9$mjd6^|-=vr2JBhqV%?JblB z1I~+;)K!*E_Y1s-?q&Ob_1G(T<5%`0h$9|#kB7w3L*T(q?-zzWamba9UHH`rHR)uv zjV3sjp&37B)$ca=GyoclGge+M#4~Ah<-K_6w%MJQeTPUiLSGtWoL{sOgC^*!g4l2< zD}?>%In3VSvHgNPI0@Vr+BnnZW|5^VQfat7p8bfmrAbC+Y>u@lKI`js;9>M1LDgX*x& zN#XZW_EZ;HDasUYPWlYpl-*A^Lh-0G#ruGMU_A0rq_w(UR=~ktW zs@``f$|cNDe7px5x5sp&GGFb0F+ExnD@9dN<$``42I(KGFt0$K99I1%O^FQ}fgNPZ zG5Ysn7DWc>c8?4a(h$29XaP1_on{=Ykn%Qy?j6?Ay?_(kSIdM5_S*Gd&D?VVT`Sku zB53H9BL{zg)162CRT%0Fp;?OUSr)2ns)Ee&;De`sVm+|(jv=V0wXwiKddQ%$>YGGzL-7VFF zWy%k3#F5=fJh5iDoM!Zzk!D1|laIB|!GHup9!qjPcF>APuLMF0khCngc2;=zt`!2y zZd;`;P633Ty^}-1L>#sQOgRFR3OfQ-Jlq})kP?EqL0r>;iI2O8UDNH6r8^ht9?f~J z$Fku=1CJE0e=lS|%rE-JfL?(Ls0^ory?xyiqL{i!rj&d1fBuegv{hP3GpGV~-jzuf zAtt_3DtP>JAXU!#WQRY~d`Jrwh!{cANM#>=Tfg^N@}3|%xB`h_oRy(~uqRPy&J=kg zWYo_BZGb&%{yh1-GNvETXg^lz8u*a%ufhM5n1S;O1~#x6GvPRLBb{u(dLqy8pe29I z+6WaVWmWi`(&BA%w?RcA0~Uji57xne-&V$E=TT0^2)=o(`uAi8xt1vjX?kQ`RlQF` zfXt9V$r*qX0ME(371YeKC5U_IeyUeO+)@}kI2ScKFeXg@xE&iqJfv#-3* zkD!_kJfiIc&%p8~$n%pr4o}jSFC+#uvkCN|2uJ*9>ecUzr?OphjE3)80%Lg?onPV$ z&qt>!9ttn~Hfl}H5VBQt^`|+3BVmNl5t`-PpTY7S61lcIu4~B=b6inEBeV3*4H?eP z7Y8erU6`*)&btPaLe3a;#4L=FJjLjd;K*M(PVUji?pnHYNVaOkCpe+cJZm zOr#5YTw9@MkBzZCXpcAl4^;0L z7I}itBAVJ$mt4iUutcA^*748$OLS`UP+nyHE@=4za#vw??3w}QV+clTWgkeM4T&UG zji@EJg3^8Ejwww-?Yba7aW8+~tteggD|_#Nw>KdtBEAZo_zr7slvv+oA0&6bLPp_Q zrEtt{N>5M2FXWrb#qk-XC7XgM-Rc?rh9C7E%;RgUx+`z`{@%CCnC=~7+76g17ezSW zSu_?tKHW7xYV9hq77`O=nJzdWQhokP)FpU2a0RZCET`@;`ovW6nOR>Y0{yD1TX_e~ghh8s{GdXT9U<=|ywB{;f*# zImQC^m-MD++wun-Rx>}yV>SNg_{yJRHH{%D%yxaSbekMPgRQu|vI-ejr{GiKT#7GGa9#pTe7x*>Diw``7E)uAREyR)Cg=hka&y!xRHa+_gpwIw zsg>g8C)cJbSa=erX#Mrz1gY3g9p}!9oXmY7aO|K{BvXG^O1io14OYp|xRy_;@t*g8 z2Ud7bJ5?F~^3TOce~6rFwt9@i(Z7SCI!;qyzDnz6@I-oypVHu48Z}P5;$zyejjhp3 z>Z-poKYAx2BRE$ktL~Z8Vt}aKPgg@pN3%!M8XJ33efdnPxByB+C%Rc>sp;f8nm!jy z;i{2ngSR!L!jrf-XVk~|Cb@Z5ZEGNvh$(eeap)i-ZBMc{=|U`r%~8CdWfg7tQ&I_$ zHis8xc}!>FB2Y6)r}{wCWotZ3e7^pa(T9mNPItbrwDwK@%)3&`df@EJeZ?xO4I&l= zaVvDFP$z6*iJB9f{dpL5U4nn`eBpsV?Q&D^Dm7Ua#rCJmj_-0X?1YKE;2h3|4I?FA z8F{Js1MB9Y5!Aj0;@^J{CrVOhf$^ZFIhM?FBVJmi1@WFN? z#?`OAC{{^=#qiC_?esNQR@o4-Q?2orCa?ZH>zYW}v*b~(b0~?9@Kgvl=gS{Lt6~)Y zr8G`-32;`20)m~`L;0X7#)8U0P-%8Tw|knN(AQ-4&kkf)?TrJCS4=a;P51GTkCA){ z+jGVu^e;V6MT;4)EZW_XI5!XC9c~^`!>-r*1|>uIH+^Y@9*&UT30Sp0U=quITNpKW zC_MKrSdlsN#L35LMNoDNmpEok{AEvvjA_>wl}`6K1d>!Prp{ETXNRgekyon;4`k+L zR!v(Dt3Pa{PpI=Nwe}RKDf3tNU|S5Yv9Ogcep9HF;AmNl)P>%92~fKyuhy`P#i^d! z6P57hAewFL$?ylt&Q|EYS#^~z{uQEI+KA0k+Xq$?AvPHiKi2WWRfEW@xvjeqsy{iN zwx)Ktnk&@4RDjk^pkSa)$zp1mGh36I<0maJvYDueyH+4%_L1_6Xwk(XbP0YCUoVC5 zNllkr9iTayeu<__o*r^AC}YNXC7%tIjHlJBTIuIcxyR*eJ^UKeN%th0{5;qBf;Xi| zmA|{b^HsKVpr6sNCIu3!P3E7Kj>8^Uti-6~A!2TW+LBAbnj~6?C9X3k+0s-6> z#n7~RQADL%`-tE2;tuRYHX*Jz{bp~giFp9tnGYbZuCc6su_dD$Oxo$UNgcgY(R}|C z>u;SY2zeY?gMPOqMt3t^NLlCh@bUD^g}`^;O>f9f+1ZWcxBagjx*9QacP+W4Yidc= z^s2SpsK%W=MsaVhrtCuDJBF@nkxJBkbY@N-RFj)Q-}h(;H@p{CK7k>ix{s|&%vi%d zk$d*_vcqp0wg{i3P`2oaOk1^G{HzVgW7}4Y^+4Yu{Fxh_z-`=!=keFgINzNHx(6QF zrB0+QI-e7_#v~+w>Y10Ppc7JLiF1sy3*#tq%LP~)QNVU_JJ|k!6HHF!RUp=z)1Buc za~{BPhO-%NW)M92TG=)#k732b18rs*LI-3{m$wTC3x>zVubH1+nC2qEa?a{&j*4wY zvsL!6$Aw(K+X=f7aOmZM2d)cYOsRP`av?SB!7teP)r<$D(jk_g`ZYaJYbco;l~vaq za?N#PlVlwBL8E@2tXF;KY?P>3-5`+^?eKa0yl(NP9Uwt%iCNZOI2SvA-`IvtH?qe- zr~NiUlVfF{r66|w!2%*qr=l@$Ai9@Fey+rcn;A*Ir$0g2f7V!tXWNnB!5nVAuF3*5 zNV7xQb?HK7Wz%_G$0?axP;HyOwt?D+X5}fTuW&Az*@P-gi3aTc9&}M9*Wkij5PbCanf`8OIVuzPBTFAq!D{SiT`&QQvxNb>zdfVf#6@ zln|_H7yP>GhTi79VE%sC1MS^|wd&{mdQL66eBf^J0DnWV)uGzz&!Rm=BS<6A1BdJ`|Yxu4&#x zD3yh%*h}~D4ZxZWgEBoa!qt$-elIsd2xo05AjC-qEQm7Cn{HX@{tET!j8m*lBA`=# zUtWCMuLa~KH}u*h2ZYbe>C;Z^9qAT5C3DQz^#jxfw!R7oBfZ9@u~GFGcIDQL{S=ZmTzGYE_IOPeNbbBhUM2{z4)w9IYkHPlgLpy~YwxH~ff!)Ww_c4o%4>h2q3!T>N_og}J~zxdR=G$1qD5ReZ0Zo$a7DQBG=LJy8{FMCt({vlc!s#8=g| zFQ4{*)v-xzTBZo}K~Xy+?{|hX1T%7I4>);r1PTsv^*Ya_$B63CUijd@JY0N6we0E^c@ghlff)$Co#DY3XbZ-EHL}<0P^P)@ zijL>j7~Jp``IbmtXC!Ab-09B<`2cs(yyD;lhdCaLpPv35#@4Lhn`uogS>+Scnd$z#iBWVIfnF z2$Z%dsGoX4ac-mq4RjPZpON2s0mUaz%B?U@l$on=$Y;?uz6U7JS~kt> zcsFegsy~J>hhB_XjRQD0(ca(pT2W?ZVLR|=)X7i&ErVnyYC_xLdH7&Hbb&Px4;E0m zh$pwO(u8}|Q-BAR;LNEz=c%H51LT*SsF#v^x@@-Ez`?8VL1Cf&iC(ai3)p9}JO^K0 zNN3sL%-EyMJ|E73U*FGdd_%||xnI`W!IDgWzkRy{(yFMN;JHD#*8`I6)K|Pv&Fq_| zR=dp%Za5%)zP|o#*ZcZ%2j4R{FxfFMFwp3!n1PXGVFs_qK?U%14ts$@+F;swcsu`u z0eE1b+F)2%G{6q2@M`#nVO1ao_!Wy4p(m)#93UtT^Wagq=X;;keM$Gc%Gbcqx4+Bw-qy79Zr$|?4SG>+5ZQX C7bTzo delta 4804 zcmV;#5|9-pR9788GqX!6U*g(A!AiEYB@HU>eC+Ik4Pn^@ZM%U68k*1y-wzsRLW~VE29Kze&sn>n!gDAxAEr&xrgv;;YHM&o!g?Jy{y=(Qp zy(6!z*gNw2fztPfcfbDn3*Xs3(o^s0&MWn(q}ciD!I1;I_rFxF)yvhfZK+Z$O|e{? z|BFVWrJkzVu7A{m=6Wi%^97Tm1G{$Zhj}lRYxTV&uN^!9-D);oL)#B*f2k(|M{`Pn zUX8rCrthbX##eBf7@{?<1eR)LJ_uS66^pfcC3BelwNdDt15s>Nz zpw{wA?M2ws!l|WNz0{xKkma>8D0>iMF-D_j3>Va{J%7<#tG{~i0Q_?V$QSX_HVv;C z+FFcmoCo*-UYfjI`|KwfAU~JAgL~*3-wUN$w{JkTmJz5TQmt2~ zNlGHQXqL5G*vn#X8}F<_N;vNzp2j=dKuNSdF#N)r4Fg+;23{EGsjmX!TvMs>(l@=Y zHotWM`+ras{bSo&R|VvDc&Tgi`FAHX;?SFs8NH%ZkWac)x-kw{DsZO;$84z#W|j)P zR;`ZiQtC?(6nd<_cgMj!t9<#DNIpS79`KFU%W<|UIT&5hDc2(0#pSxQv?wKbwcJC8 zwUW{k*V15AOQW#53okcHR&)JT4Dty4<#MBxU4J%x8R06{Mmxjw>a9^b6E3dVcTt_K zyaliJ_HRRpvHrsLvvc1oI}hyNH@Y*_(o=f?Nu1)AxcL_uw-(OrM~Hf|(!4iJbDN8= z!Hs@Rm22Ce%sIA47afz;Mqp%c&H8$l8_@N7E3~@hxGJAQR|nqQ;-GYw!yEQ&8*wj4i9Yn_EtC# zuZ`=&&eoUNb5TCMS>=NnbPSEm^;R?%Gq^rfc#G^ogD97>O0!ry@5=^{k-Z8-bQ&>s zgDSr^i`liQ)wc+9NzdpULlbw(wrAVhD1S`x+vLE;q4j!pDb~N+I=)4eRkepPY~j4+ zD7{iv=~cthv#EF_QF_&^^$7f1s${gWKJBVUJXd)m)^4Il{FbTceF&te6m~3#)pM+S;;Nm22mru>k&&^;vT~X4HDMG=@3eEfj2L>-$;j03b^$nWOIu zdj+b+IC>1$`O`r$%hyQeQr1I5e>|_RkLLB<&!LD`S?dnU=mL)BkpkBEM+KQyLi+w@cD`{;% z5wulFYrC_c?US^2=GC-VG^oL6*2U+;&*^hCLd9o1eL=7DBD`81+#3w8hV+%55x^J8 zXD^R-AM|ZEjo3ArM!yhK+0_bz>zJd+I_4m(ju~jQ)CriQP&?)z&W_nFJAbu7PIDA{ z#~cLSF}pc2WR8--F$bC8nBBT9WR9}KF$byPn1QB^IZ7AD9OQ~)cB|1)bCf@hIY=JI z?4~Ep%*_@%XKR3T7Vv6io`9oAFwMkj)=YXYMnhZ`#gIQ(PTEnHFIVQ(DkNZ)fB8R1?$%s9b%un%pQ_nh{X^WpUid! z%SU6?7A;2n42*|iU7`gDI7LEKh5;#xu42X{;CNV0UsQ_$DJl<}861Rwmur|oauT9~ z3`kLacoGv52*)9H5~8XMB$x%VkU%&Nwv!N*W*`BD*qh=>!YQ7N>VGqkfNI1Zp0I&% ziYKEY4J4o>ds93~IK`9wW|{~j=*KH*1K|`;E>Dr5*T_-=VdF_ZrMppBO=yN_# z;@q2=_1*Q}UHe!V^S|yltazaTWPQ#!K%#@Y#pK zV+=On0+DM>h<}-DAzN-ZRg8O@W=%u_5?_NBp0^~XDU`m1lsIT&QgR@bvEgz12)P^0 zX3M+C}R zmD*M4l|9-qi4Zee_)7KJ@n&gcSHHrDrlPEMf`4OCWYrMf@0SK}yT+j#35&c{Q%E+A ztm~vK%HJHNIub!=f=Lqo{aO?rzU5SOQ}skBqX{fZlL*vrfFfc`OW5+OKyJ+EYfDFC zRiRvqhZ3wlAGMUKjZwrVx0XO#t*&rvQd@Ic-Z97B(01o6vy#J6SpV3#kqVe4wnN7| zpnr(i((-1*kxt1q&br-xFjB+(wOA6hVQXyz=c0+l*y{7;S}e4|S`gPU>1>v@M{8yH z+HOaeyHj$lCqjEI8di%%eOimP=N(IZdnH)k{4a6)|63L}F5f#ccet#dSOr-Bw3bV% zdqeKsjm2d1&g8P!#xktUDKz$gIrBShe1C5Wo$^kc4O2B_eQ`JHB7NOwEeO{;cM7$= zzMaTV#NKqd=@RZ|+KI&NPWhqTbsu+G+FhSb(VECkHb2nn^j!%Zdp#(B6>mn#zdkB6 zmAk9yxnpi5CGgrDzT9>*^)axfYlCG`ld&Cqiq`mfviTuOkLb-ta|#VTV6G;IcYmV7 zgvnve+Y$LF>Nq;?wXscP6zToUwWv1ykS;;)+3*vQc01w}tx2uselX4?m7kM_OQJSc zeOehIegU}M2;C{#=6l=5xc0_IDs!|RF+Wmlcf@y}))>ce_@m&pIYP9(7=Ht-?T&bg z*7*7Hram(_NEOC{2#^03wXrnMynkhNsqs&IulK8v_*(>zN28Hb6~(WEu5+I*6VKt- zZqvYi3!gn3zG?b%?#~;4f{ZTpF=+DYW1P>`zl*yV$s^}e>P_4ofjqC z1oy0VQunJfKsJD)q~&o>9$$cV^74_q{Z3wonve5XMjroTWDacQmneU8<6~rZK-ybQ-+V8}zN~YspmX+d zonx^)e)C}joF@W13hHTf3iigCSMV}#Q6lpS$h^~_-t3~1OGG7)FZ5pp#X?7c3mmZ> zdB}JN$fkrJmAVXciRSybG2W2=cuJjy{q~z3l*)SQ@GK&qsfAb{XMZ)0kaTXie;2QgB`2`vdGc^L99m zvpoAuUBsiwBfslldBbU(p3ulW2Ws5o0LA}mV&rDcX zz^~%phIrqn)aLtfddj%-sLBhFyxK|TKQZz7*!eGlq7;lf2Yqo}Fv{k~GqJvoh=QKc zBK05E!a1C+bg|;^yh43Xs}F%J3;1%#dRar{d=D>HC(q-f1b>Uq1{U)k`_@MSWsf*4 z&|^SP3iL2g=18oGXD5Ij7bqp{5GbQ=zm^zFp@dC>meqeqpp@{eK$#ye3zQO83X~Dw zB2Y>QqfGl4`wfDY5|#+`6412*WrV_LQZ8e>PQ>kfpo;~18R%+(Qo=leUISVcC?(7g z=nbGt1xg8A(SP90JMtLYB0)Tp>&ow3Kj3&@KUbQ=pV^QJ}1V z>jI^O3j$pU^hzpfzib>kViRaT5VWkUQv%%q^qfE`;eeWY;cWY@83c#xZLSV~al@n0YW> zm2jQncYpp4^mxw9@f^mP-KQu-6kD8@g7#&j@%zS&#%whPYBR=1wac5Ot`Z555V1#`5s5aujR-Dqj9EsQbw!AHw;d?grxmWuLkzP)mg7zHHwF3PBsDG@b zkAQNP+z`I|VxiZH*6h6?T^x;Tbz7J7#1Nt9WoJdLN9#C6An_S5asF#7B6tstc9vA31Z0Hg;Tm`xa zs9AA!st@#-xccgh;>vS7KAxNL#j_Uvv!J>Hjfykd3 z&I8i(ftVAj+RxF~m5qS~$b$ipS-e18npd2eo|l@UkeOG)4z>ZL;vqZ4HdY`zIU})% z1I7J`K+P&Z8Pu@Aa8YoGYXER3g9cDxRL;*&2|!ICOQoP1u`1_6u}2Z8UX8Fl&K~}r z&aT{G&!3uM@h=Xj1!NP*W~@Qw=C)5Zv8eg1fuB26va>Y@Fa0^zxo_|HZxQS*xn2 zs=9hwX6C~bCKwo44FdR=1Oxm21?QL6vIM%={%|B^<6vfEW+fGOv$eM%W#eWiWn*Pw z=U`!HW#b@KmnW5Wv$rSxzp<~xkpGjyo#uZOm>cx}>i?uW{r|Q-z%L9nX zHYr9+W=l$GE*=1=vU}pIMG_JC?S@F3l@|^mAE+F<`5s@mU3FStxm<1^XM11u);~^m z9B;ck8F|P1d7X7f?U91!C4EBIC_c0Jo;$s35LU|vC zL~&+OcfHTE8M0p5Kj@?pEvH3}3LX*b_Uzv*5sq4wnJAbj$jtlcNAJF#L96{Azw>Y= z3~yd#J2bvnno&PwCcrp^|03%7PP~J`kAyCr{)-LI%1ul2LW6=Y(EN>P-G{Fz4%Plc zKsmL`UNME?KlW!44r`x%iw!Ejusf~*rpHDCL%)!E^DNlJ>WfcNNd4lkpyp*Gn`*7f z7ZD;XDP8+diNK2g$SIpJEof-2XqB|GzW;Pam^>P%kHE(yD*is`G~M+M$Ec_|;KsA_&JJ>(smBJ@ub~6-u?Z zy;xuQ4pWR_qi&ylo|M}^fs@I<&pPWupy!R*hsw)&n)~TLCsoCW^XGyu-=|au(1HwR=p;Qx}FwEW0UM1cSK2}+^ z#Pq$GdiZRmin=8UmqtX`FkLY1AWFz5{JDzau{}?K?{RIU@-@Re-a%jb2mehbh~SwB z`o{G$5BrA;OW$p0^W)|wiE}uy_gJq3KG4kv^d$9)`)c|Yb$@i#_%m#6h<)P1dtG^D zg#G2G9fldoYgw{Utryw5>q5uLYl0uE|Lre{ju%L4ru@H1&EWC$!&H4U=GFRe+!IVp zC?UHmc32;mj+djuc+60S4`#oagdM?w`q0I5sK;Gx$3_iShQ+UDO}n`8j|t&- zf0_v`Mkz^d#E5r$6%Sjt@*k*VVjTZKA6eCRZfUdpJ+rib1BaCL9N+Ww@~jGUl<1bsCtPKP7v#z`_Qt?44;T1oIVS-^pV{eW z?hEQQ2uD?%F4EY-&i9`Ce6o-;59IoI*R=B6Iq|O8DBQ7(hbx#c%?@=6P>1`t$S|KX zSPMOQ)rQ-4&scH5tWssMw0~nL+s3q^^Tca%j(8K%N41kXhB*^!-X*DfcCQu`MlkH> zj#mh7pR1_;#&VtoT`3HbODpD1z@u+o++M%NE$=j_dB+5|Jvd)n^;%se-lCU$K4Da5kNq10_D!QY_%B95q zLr99UOVWBHCgfQ7$llS5i*NWvAUw;T;!;LO8oN)?%}G9BYLK{CM?(dcY>0}*XJRb1 zjM{DDy#x|=h2+(;xkm*eJP#16y93&>Bujy}FpIy+=(z4BGOtX*T#_7sCCiB0T@)bv zPFfy`O?y>VDXqxM)@bInysoxz*(@qiej;k8b55ZFf{Z`1`ciE9=5WDfr!svmO za2`RAazT4s_#=x(qBESweGPF_h6IZ8NXic=AQ-nbqmuh(uu-6fvaco&JKRB!OR4XK z=oRSJzPt8teo8~zd%~pB#XOuxKCq_3Pdn2L7upCtY9J{56xwVR)DF0PY_-&ZMi<1A zS^gGv*R$QYz1cS3I4_I2!z&u$e`ld^L(>YP`=A=VhbS#|Ac*Bz)P1fydujF`e75M(Y6qAh0=KUemN!0IdW?R{YHz2e*v z*AX|usP=sHIah^a4}IOA1(Iy8W^b)Nja#JYem6$$(sGe$u4`clH)MI7s}1+ISw-=( zS(OlKJ{L#%>s25A^SwO$XU#={p~z){;ni7zVTPfzdkZin7{wDL=HK#oxI465*hKFu zw%U4AWg1T>QU{R8>kZLOWxYQ|Xm>v44s%<#oaQ0?IMbUFczNk$jbW=cWjf{l7g~0_ zcHl#y?=*!UxUj3Qw5+mbpU0nu|BkPk_T)cknIV?rIRtm0oI z5E#bR+7(EB&urG*s!j<&4l2Vk80U%b(aNkkvVomqAh9^8g3X$~HY_=H zWYKoof~~d{T3svSi3l?sUWHiR3L(yPAY~M__DQ1Q@>%7w^I*l1sfo`@w+?>!*QXH% zhlt*ReTwdZk7P_7V|tx-p~Bej-o;y@Gg1is;11tPDxrSg0>jp&`Bm$=K)OwBB=x65 z$|R1!;Lxr;p($6(p*l&G9x9%4;q{>#apC6?97>&kDQs8{ddSMigU_MOmK^l|)VlMH z{!P6~qKLgjk*)+noE`{4ou1?eElr-TYr|p{$3Lobcz>fN`8HiduwkiC#)r31r*3>4qHCS(^l*=#w#kHdfqRGmLH9gXabFKVgdZ0GIY5X$p|jfp~6 zXRD6e^8q)@3AqcBa6}4eN)|8d3b_*=z0P8s$$(?>E?erj1cPAhL>MbFgaCO5!;g7) zL5=+rg9arsgWvAwL)<#0gZ(1X5Zzv+67}OP59sbv2r$6a5H-X9$wqVNNp~b!!)L<| z+rEm}A$V^VZ@wO6UMuAoAvsVTG)PK!isl!JA+kEev1zSCb(T&OD5VXNPXjg>mIR58 z-JyzGE|_5Oba02U1%@svDOYmCAc{V}t&!b_^V;gopkwQkSH#N@BP5@=Z;*bzHBzIX zk^el`EqR5HWql}w8E)no)iro)JPqK({4}{#BC|xhD%{5bgTbPWJA_ENhwIYAeb5ID^ZG?cfoL!zoPap++-tu&YZnE4HZNBN&y6t+p+ z%&FM^G~K>ex%rJz%woI}$~9T;Z!4}P^l?#{{7_tl+;-ek6*pn(y4f26O+rkow^7;$ zS$`8;ltn$lqo~v!+lxo?r`L4yC{~~Q$4~v{)O#QdQ{p-)TwQL6=tx?eg z^N*S$W46Quli&JX!Yr-+--35p2+1PbZ_~w7vpVa)HFEXJ(5*mowR2sWrw5r(x{gZU z0YBs_ud#Kc58bKn45i&Lp}=F{ul7pVZg=I`-UIVbBT+!GGcKUZhXm=+4!9s@46YhD zG$`CH4BOf4hsa~ z9kuDN`SzkC^OTH*9Xi;oNqGV+Cr!7dpgbv25o2DQL6b(1VDnnuYav@W>HV_AVkhMP zam#3pfZD2-m_tW*twI)yK4*8J19YNQCNjjKCg4awN4~(_hs3X>pn-rQP}5Pw-N0!o zn6BL${`4vj_*8zMyyv*rjrCld;YS#ip&W~ z*Bn1M38u1i0>uoz3CLFEs3}^9I+c>^&y9la3cN7+HRKDbZBsQl$X%c3Lc)MFAOi1Z>^%Hv`_?$YW0=EZRPW>$Lbn+#`T?=-8swD8RvKtPyooE`xZfw<>s(K z`=+0nj+>5_H%94z=$?7#3HOaSi@w-vB}3;&D1pn1DS!r#^TzAfjN=$w-xVZykh82&56`YI2|`z^4z zRn$P6y@>gF5tm@2f6cdpM#HPD*6uO0?)xX7PjT}kePVQxj8XHScT?06j`V5+_p%bR z?=DXBd+U-B3^thAq)y$^q(txEaRV>Wx-lxy|{Fsl= zu|#`85WJ1hllyFxJ@LHDr&S>XFEpNI@Bx?P$w^&NAD5q(6tY?3uiPi*N*26~-uaXzo>$&WBWqW3H`5Dp*z3yx$Q4)0-; z*6uW2B{$Wk8%d6b)8`e%=f!7g1>R&4i7h-Vev+VuxkoyUE zGj7uck>2tGJ+2D9vKH*HM8=9lh`qJm`u-Ug`#-)GKEJ~TTt4p%fWl9rs0u7sgbt}1 zhRCp>lV%pxj~=6CB!0FcGx^J5o6SNer7dd6oWU3TL;3Z}>HFFgBc1>ZbNUlX!;!I| zo99nzxSjaRN^HT+3)R@oH%#_6O7FfyFIxCqHt)OG$HdSvkm-ex%=g<$;jBW-NwBr^ z-%6=GgqD-0>_QhQrkCtGsXW8tS*{z8iQ9i}t=PWT(KoB1!bBu=FIeomen55%s1c6h zS2Qo3T19uq&nI9vy@vx;pOBK_CHx2c0w*uIq?HeNz_ znsN1VmT>HsuNlhm$d-Ab_8DbSzD+Rarp=ZJep7Ebl>~6M@kgXx2g4ZKO?GkiuFe(J zgq;ZZpC@1$kA;B8#m=!Z_^u|xlS+K_vuZe%7|Mv*JkuIU29mx-X(mY9eENdJ2&b>e z9$_QUm&`}I+1|4*p_Xt;i_>Lk^r^)%EYKUJ`tx!a=S~A~t zwgAUTZJGM07Z#Vq%P(0$lKt*cT+KK~D?sacGe1jI8av-$63Y&sdQ7p-p;(P&50^~j zVG06%X2#^t6fp(zKRqDImu$k|k^DqVEU`~EN!XN~pNW(4v+n+&YSweH<{fB{^nwFw=%0O-<>vY!6PV2i_u&|&;PvlnaS`{PDTsl?T{K|J( zg`Db`rg~b0oD!x`0K!*xOi?|hKu*<4Q5)ytqLXs^LquQ0Sh8@_N%%wudra3xPOZ9z#BrHvs`&`e_fI6u@DrC9VCs%tb9)7N*6wFc6t;86NU-C}%7^@W+=uG~&sW1W&156Y6W!?YGp(Zavsf*t`?@2*~| z&E=(wL&!PU^9>Y*up&8DQqgw&J);E}%vnFMgq~0DCFcK2@biRIeDpDb_|3JGRImP< z_vtjh4=Z$1lydfMJE;!@GBeP5z;;3XHhFdJl~10H8^RlIl&%hQ36FZeqr=()g95OS zwlMNF^QEcXoRbi`2|jFz*W090IqeENPr2D-;s@D57W#07m$-h&AAyg|x5p`{nlqil zzsdt#Ll$Y@DaU?Wz1ciJuRV^Iayzbf6Y&f>?7V?SB2n_yCf(;uJ%Qy9L0w+dqr_Q2 zgl8_kQcWJQN7iYl`sc>!DY_F1zt@ee50Q&Uaf92|dSAWu@`UYuFp7kB!RbevA3;11 z$G#x#3P@HcC6L&)v@Rb~E!i2y)5gtUWwXj|jFdOG0czIfw=Zb@7%NIRzGccNzVG~<7L??!Ic%Z}%8*LT>LzTHxBrC5Z z?!}2UVE{_0tps2i`fbi*gWZ>D0QNcOR>4A~tANF)K5mI63!&>Pdg*!~*KcG%b#OOA zm6Q|tQG0Y3)wEu@d@h~0f7gc+>2TM8SBEGVvOhp$&0OOI0j5hf@H7dxx*~3X(bP%0 zd=3Y(atedyD^nb60zD!jjQTPgFUJY)l*Z`pQoeb84L=MG5)5nvM!&r8IJDxzL|m-E zS8z6~ju`#DZ>_=4xaKx~7#X-={g8n|zY*}G3Cm;H@GA5AcvjIseA=%*e5|1}7lc%RyM&}8VbgI1Cd=VWtj~- zYFR^0!2km2NO~-Cj37hGe@b02Cx1iuK(>&xkc#0CYxPYfez&#NNP^lHm@Z~y@&s}C zBD=k20dpt>j~e%of98}$G+Op_1O5Bn0`w^@0Mp^-BVm3o;B7wR=ys5!Y9gL;<`pe4 z^U5M7iAHI2I{buU!WZc)=3C&IR%d-H5z zgZVH#^Pvvm7qJh2w5hMmwgmzkPeUlya}Bfw+!yTJF?e|I^?U7eBtIk^)@<$jbK+^g zt|d3z?zomqOZo%E%CeY8qYtYu5>DQy5Gi8Rhw65SDJjhvHT(nCMv6b)|px@v3OGCD@w5{oOx&Q76_tHa&m9CTN z5nNq&Y@pA?0Q>V5>JK_!(ZK=V(+G1zNk68&fnc%IvV{mshk|a&+~1wV1Blt$LZ5CM zvoN6?L5pRgo@qC&j7L47zpx%satgzT+FZNtf=6IV4rQpezmTh~e1BG23SJVhvXOaI zcA|Dd&8bfK^W54qnmHk5In^!k^B%7j;TA6)ij{!RHoN1E2% z+-lToseemQ3~=OVG|eBLrZEBJ`G7tjVS0IDg~aow^;GN-z;S6OaA^Ufi(GkI*mq1F z%rGG#VU9onQ67VhD)72b#yloK@Me|_chZ*t;Cmtwa1I?aqxp`uaA$X0Ah9~Uah#vv zVrRjtt2X}-}+D~}N)k)vu^>f@O?;>2MLB)KWT8UlmsP0#) zm)K%BI|gmUD>X7vz&4=!rCsG1c{b!p_aC7vVas;!a&q?rReqh*MNb~sTp&-aJ7v6) zsce$(xepgK(l#jUTR%lvf@YDba3cucVv~ZKtKJucExEr&VN;$!MhYzN$grhbB~|v zi)bJhj9>Vk>Q;@s+Vl-A8S{7eOc#}B+l6IV!7@O^-qLhgdX^W>-@Cx=U#{Qj&t#L(>Dd?eCtE4IBPhy=Z+E@Wo&enxDzBh z5d5;Lkp|2vW-Mp4j4<#qwxol@gi_=(kd~cLNG)b{Kj<~APxob4Mm0ChbMd!_+z$dQusGSCkC?;fNg5DI` z4AXoG0Tuqq_*|coOSY<`dQwFJObqXRLkXI?hhwTAR}=pY0SOsRM@Ig-)4Ti8?Y}#_ zNw2JEffsm00K9ZkCQjPas}6bh(dO$>lBa>RQOWpD>65Gx4#!0r8fUx=IUIksf@-IP zO=ra!c?E{e{~e~>IxD`pFjuZPEcG(wUx(yvL}X8 zfdrAlj&^kkuXj{AyKIQ90H(YK6m-?F3UH%j3w}n@4sZ)#|5az zL8*g$bn1QtCyPGCT`)6|FDJ1Ii-!DhI<8+6%N{f$;#sJ?QMv;RLA%iw0?smmrpum{8_OjjsODv^cw4wBGb%FFXnana781jC+Y5*+9MXp2&EDaqK4PNWZM!JGQCN)#8 z9N|3;L&~-Xayk@DYd-;*!qL@yX9toS#e}uFMKFP78X7v>FG*B9v z<2Le29YSsLyk8U^K=05e{v~K_P2B(whtmVrK`_&zlNHxRqA zKBPVsF&*kNHAax=O`H82Dslq5J!W7*N3CnM1tWW{pqen5ql)+ix#Z*#$gF5^@0Q+x z2J2@syrm0pp`2A+IR7b$;v2?``5+n@cx<*$ZY$cn@M@w4OIGst7y!d$R()Raeq3u~ zGsHve<9Hkgy|vp-+_aox8iZ4Refsi%65%LgXyW|=^%6{<+3b07Xm@}n>t)pAoJl00 ztmZKJ7N6?SIY~1OCk?2UroBgB;S{7{B8Z^s6tm1B9a?gjY)512-6O81NmNx9185r` zzjls19dTsegZjl9_NWnH2G^4F1EucB>wRkk;S~-R1Y#8}R>O^rYw+rDK8(5rIESL| zn}uc*a?>NGYwxjFT&smPtw<`3NFgB7>b z_C=R0+WDypOWQVi7pUp(2XFs0aFH<|(YfIdj^HM3*pvLsxhStsQc`#Qi4$oCJ_YwJ zx=eF;Hv)&iT`UE^f4u?Hr+Z*tW8kFON8v?j;O!_FSnqyuj!NMDY?D*O);FsMtY*z@MH?_+2B<^x2XGmDMN96Hcc%Y)2UT=VgxR7@?u zh8bi#URkfAwERsAS+UnP0|8Ec3T2VDo0n$eobfi!p_`U~F^9LNLO?N1ztLTK6Gu0s zYUdq+7(hfzRcIP2Q4^FnxEDo~`fHDrZHOMf-dc?zb1wnX0-3{rnzcKvn^1ILH?HX& z=2pX!^yVsZ5+EB^AR+k^To#cNVd_+4ha5PjXspD`bujKf~%B;aAtSMJH5(1PEb@BAo`_Rb_w; zPdMY3Fm$D;T#llsj4X6f;3yD!RZ*GlF}n3ROh~u+V|`9XfaSf!}1 zulxousAO$hk@b09ZbFw%{!VwiATd)6Zvc5v?Y^5ZG3iQ0vhWh4oOM^M6rK1J3br z%~f=Qc1~az=ERYa7|E<-O644r#Vahuqnp!1sh;(n146d*V}m29?iZqh7ofam`JeS0 zSRfdXwOh@Up|k|`*P{&4beyXju>{EL_a!YETBS{f?^0_rxV5hFi0&kCWdaYWW0@HT z@@(1mv&)#e9*<{LO?z zboOvNt;-J&^;@w%z*|P|rv+BXU}0r=^P%CHoAT>J2pM);o6TdboO7*utGqv4!0S=k2n93 z%RbI>ju0TNzWpxpRSfs}=>hJep(LxJirLGrm-(5=zcGvZ2pc;m9bt>_bGPk#Q1$BP za}~=kwJD86R4HdYqDcwE6g22(quCre=ts&(`x1%`jfN&gFrLrtpx462BbMWxCBV(g z@5FnRd*}OA{dUQBAR#ptjoRsB*`^ECiCau8sWqr^xxxsKPf$z5ApJuS&aJ!aL$f~< zVW7NJ|99|2zx%EvDQW#5cylD2KVg#P^r!fd^F~NdsZNgem*Z8b9qs;fZJ4Q|xfOFY z2tns88EvTPIK5G@YeiSrHH4xJD!eH5nc5=0){JnGo)io^&}fmFdp$ZoC+B#0+mttV z2GLn7AWf&!4AjeDenuX(AKK99kkF#MLRV5pH#YQF?`15OWYG)^Q*Z@cMka`gayeYI z4@j~fzydV$9j`+KpJpO$YMiY2YJ{^o@duU$YOC$rG$)~@aZm(4cQjB9~0uGNhPaq^3fRZej%Y{z!w9entBu!nwKzf{zBzb;>B5?3M zU==XB_H7lr{Gd?No(8x5vXeMm{||DYMq;^?tdJMt)OO(262x@AC(5X4gF zjpj@24s8HmF#mtYr)}hB7}Ij}G#qA>&RhZ*ZIQB|Si+Zbd|#kZ1zlvg^`Hni ztEG1H$ST!SWfM)9WprGK9G~2OhUq;gj9ABi^uqD#2uhtI0pV!#nNWOFBd5J)$ z3!o&0v*B40WrDx{UH=zfn54A+^@r7iB=e80LL(Is@tq|ia=JU>cWP+s;pyP&!Xqjs zEGjI*qv-A6Y{Mfe0pSr90Yk*V5D`%^9({El6>n!}p8v8xum4SPpYESbL~-~3)&H|; z^#A(4#QUi_ADQNudMt{pImED^*dEu5Sbb#?w#n_&jIoTytvt5YT<|ine5}WYyN!$&J747AybMYwPruF-6Sn=mTF(7vJ+=%FL^b{qfzegP*4FXFdA4gXhGQ8E7L-5 zEUfr%0A%~CCvVMpi?idWJ%xi`WYSK4*l2U%;%{Vq)F}E;sZV#yE-AytD4)_;!7!TX z3?IB-$^ED@PUwk7r_7T^MJ+57E%pgCxrQ_BhV>#FsZSnJQyo{E&5QS?`5UI)RhB)pRh0Qx&h$h_Nkx`?%>LfK=Wv` zGwVO@U>k>|y#KZSzgPc%yD*BeQ;Mjd1g&7*FxfgGj)|Iy|_L}_gw)z$YRR{PL<3RZAPcyNAUi~DcPxA<(kjN8GZ502lP3odhZt#WQS5B{}N^Hu09v0_B;S)Zox zJwC&}GL-wr0qx1lMCZzssY@mO1v9CjlG2L-lSDK7tAN6d8?ws|*};AeRn>^UG!obT zUhc=*dTx~;!FF|Z^PFc8`2>6~&x^pNG)|Uy64HigH<^XJ(v5Le+5*pA-A@~d=QgT? zsK9;iEQ@!OIFkB>@q6vTR+H`m>Bb3+ko++%v8bknF?h0ht7} zyPbIXB>%nf9r_M8|LYNrt4GD)T(;ySIz7+uP$~k*FB%-}6TT z%cEt}VcU)srBQt45N?a4iAnoNw0pL*7=Jw_3UV7e6yu1cBzE zYxcod@u2Xo1B-wz29AC!HR+dlMGzUj6@46K!SI=|egX>vwvMi1;dt1!Oxsi^FLMO| zp;!K%k-AjVW`+Jmr(8+-KEp%19@i#jf1&DE(nnZDBcv`j+4g>Ce((6#+lC&P2<;o} zIxN5Q38!obUYR|=cb?^gM(Zi8(An%MoNHgYWwT$hR0!|l7G36%&UV}+Ekry(~BqjznqN6J8 z$`U2zV*A~_{n?lZFAsgTE>NDWy*ByqVc8MJ4E9Ie(1X=_W|sTU#8Og^VCSnaZ5Y4x z+67+q+ZVU@-Ga$08*3L;BP^U2-yk^~fr|-k59so8s4%cr#)UNL#3Ryf)QM&M1}YZd zXr}XgR%y>X0VAVz_!d=4W>bnV^2?L1xP;D4%2)UeRdqkPkNaXs8N758j38f3gzYSE zYD5MiEd26Vcmj=xZ)N}w9<{$c&m3&z)IkWSnPhU~7Ef$6SfXw`@XB7Qf$<|Do zH|#d4W7J*Lix-_4Yh^Eo&YZB?@uE_~TkY6TDeZNQnwm2@qE`qAkT%b+8Cy54UQkR3 zImt;9s}!5l3-HA&df#e&nlv@bolw@Rcf}9NkXwv0QcuEuHO87)C9+8ghH3k3}A&yY$lJ~uCi z^@O>6%-n(FX&2A!ZSg53o3(~7)|{l=EeC}Xcvn&V ztx<)7D9;^bN!>AeA$V+G-Q;MdQXfY{O3#B-&YM60&^TU^WgI5{Wiay(YYLW!4vZb% zpIr;qSp5Zl?0#|JssupBks1I_sZ`BOopJtC1qi0}Z+Gk>>y-lpEu5=|<-iC(9;mc- zsNDC0VBF9NJO>#n83#q$oa|j+?$a)5ZjBC$(=MrRjh>0q%D&hdoxYR1pbZGa^~BR& z<4*WI?e#&J^v9m|)*#HdyFC(wF?{@}Ce@T&y_33{n7uMsuxCkn3-M}2cP)I8`#Y$8 zh2hynH)N6i>{z~|)8A90+f>Yiikn$!4P2{jI}$nO)H=zY%gZ{{SbaXCBfNr$%VE% z3|6TpH{b%dhs1$g%JRa|oXpG98*lOG!Ev;`#_Ttm32yb~469D=5Ch|egu%Q%8##ra z;>`=ugX32=2`>GnxPxWmCcpjl40bg>_1;)`H5eWr!0xQd7D)V|F7%cKFiY(&m|l!I zrwzDV5ox36dX5wz;RYLU4Sd$cOzf8;SFR%lzYBgi&n1_me~t(+>)e_9el}2x1*Q&;BdoCgWpJLak>?)FLx!%>XvgmnKofrb{`!=tZ1 zFCVvC@cujp8jX1PYK52s1u6279w`1mR%cr$ZABK9rzbT*1gu?ai`jTS&j_7eJ?m`Y z2Z;OfG_Hw7M5PvJi?Tgkh;<2ZOH{PnsYVFCLwRm4lx#kH)^lU+477t}c5zu% z;nPe_B-!heGz{@RfVQ#B)XTML-BafS!DC2tzO{5YmNzt$>3l!t>l$RE;K^YCXk$M> zDJnpV2?2i%dY(@Nk;i)AmcEg(bcausf-69)k?jc}j=0V*^>&W_X&<9FO&x=PRPN@m zqeEipKD4#R(c)i5s=bFvf3-F-E=%WSEem7^C{GK!ojUo13(v=3tAOh zNB}vr0BR%t9EM&@l0HZXf41OMt|ea23-a>+(@X6N)lVvB7}9tEoqY@%3=sC}AR$=E z8itVH4e~6nh1xo=J^Kt)%IAeOL9dtR$WY+BV{Yt=gNZKffAwu4wgZx_-UZ?kP7xHW^aN~Ut`W?x2 zg91Qd*FMyI*ZAiK(+#|8NW3xpj5sVC;{Q=FkYZUf!mzK-M2#(o&ms zSvJ^mm$L12IuFRfp`)0Pr`N~fdrFCLsmV$pADnwyQrhf$XL14(wsjR`2NIc5<{qxw z4{1TktXOipRNr|TM-bXN(=*Hd3GUnmRt+Eep9Gjj=uPYIj zG?`wa30&VXhlCz;{5w%P3AXN#B7m1jGZq*ue;Vkg;=b?aZvfHfKTVmPCr?^i*)H)+qW3XMx zEQu@r6ue!4PTL$QUaG=nk^btFDbc5H%o5VvJ%kuhGmQ*U%YB9NHb?@$Q)Eea{iJ(oYutnh1(Y07|2O%l-O4ov%;93KXbcQyzT`vqmPWh>0-4wfujlqI6p*rid{ z=vrXZ=J1bv*tXBJ(rHJD9yu;cv(w@fOwPecHb;cJUps-|OZ;A6%br1jF54C72uKUU|zVuBLFL68q{I_r! z{*NCi%)6)#x+8rKlt-UgOMn;}j&X07ub0o4Tav@GnHiNRmg@aRU5FQ`c1Y~~Q=B%s z*4|Wf!&{k}DIbVm9iEvyXLnZF=<>3ss8QOVy|jU>9y$!yup*wudniFEe_lRr*MA3@ zu|S?V;^C=IgMe&_d{3=!0kT*v@sb50BZ(GeDh|l`!6H0J+yPGI9KTeyXsW4TDLJS; zrl7KkxT2VTEp39i!J;vZ%ETY|pVOGy*7iLe*ck5vNmUhvS%3V0GYJ(WG|tZ~ftc+pt4?!oJ$f%WJF7l9E;-#S0jaqLGWu11YBt9Paf$7SdFU!_Do?V4oiYD_jODnTVp-_7% zr5f{;NDjPe=oE2EpT+l3C$~G9VraDltFOIatYKu9AzeFw_zI*ux@bBvY+`HYB$^at zU@z5~-YGK^=H>^W9?`l!f0<>Jjv@|w#a>cqTi!kKm?TQl$s?pN`BjNZiipk?gSB=4 z*CwM&ojg>j!j=?IQr&)9TalRc4$%ebJ-FH8zUftlHT5vvE@>;n!fUce(&0f&P=|!% aLLYHq;K9$5$?hP!u583dn4*>uG0001ZoaLQubDOvthQIHx@bq&}csI~-y@Nq^*kW)oPMSG$hQS6m zOo^SfNp~~TAAbbcX`GPMX^QN<*B=ra3DBkImUtxe()s=GtE}}kS*_FM;{6-pgn!dY z7PDoXEE^5CCo8g8!N zJ*)n=1nGp{snxqlv$!R+#g@QxqQr^3AhpJSwE8z$*4o7FaQ82;d+BsBU)}{-BfCW} z+TnJN?w+uSu99xByzX%2x81;bbd_eeU2|d?9d7euH%7tSB_qicm5-v#n_7n}5ADWU zUoKa9czGS=m)&n2?*7jQH%zl+y?gBL_~XN6&~lZ2P8U%YmX|ZKJXu8}$2s|W8F#qd z!1@d1x7SJ6Cyo)=XQacGKkH+zk}S&8uSxB#b_4ggRXFm!KZqGTd&_9LUS>D>=Bm~^ zZeRz*;G**0+%QTP=5mp*mRXjpxCbfPJ-7b)Svp-stK05h%hi_-xBc}@>d#Is=h+m` zE|b}p_03gRn<{fvRF!#KQtO1i9FMJy~Eu_ed2zrD9zX1$(Z$zdJ(03zL`8ht@do?pN>(B% zR-+`2MMV+Sd8EqmRM)2SNTV9l#C>%&ATIHZfLLtA zB{^xwaeE#s+C0&DUK6KOLb0aJQd@4zQ%MqHU5q77N>njP1XUG|PfNZrY`y}zyU7u#<}NJQq)GB~evLZXcsJ6jf~(K@v{V#jIJyR9T%SYwjxf9L;YQv$A2uJxs&P z1@+OkL)#q(hV#6kcI6Sjqiv=<$>!IeBd%zgaev;>X3fo-+c%|+$j#XQDc6qLx;UFh zh2#YK%;V*#9cu!8*3G88wD(hvW*;N9RUT&E^uz5*``x?$5v%N8Di5qMVXi9jR8x3S zkA-9w$BHmjB!$*#l9p)6-flQEh0Shf*>aJjX;@_8!K$>HWE`*FY7%>3+0CeHrKEDMH-J?VtujC#j^}vFQ^hlRy%9Ky2)OcmC zMu|2P1ubf;$xNTC$11o(*K;+=IC{|?Q9ajIbv2qQypqH!&(DQO6oo{NL_tafo;r67 zWLF)#7rDbde4Wv`Olg~IHKYF?T=XuaCO>xG2i$cszDpPD{F#>n<(bJMPxIUFeeWG^ zbL4TOhUe?E>~+V&|EZ;kSd9jYwnALadBgzIP( zT_qI1){4)DUelbdKkJDAN}9#1Wbvd}Y48IBeyd#6ch$dew!FHg4#Xla^jgHOxqJOx zs5$Bt^pnbZI$?V$t~%`($;~)2xwYTwZhkLR|CWrG#U9;1Vmeh`A@E%+n83M&Y%LFS8;uxIs~a6sjzZP&`zdeQ>kq zGQEjQQwn0Q66w?)oHolNFy(Q)a}b;}>Tg(;?uHX5ut$#FwDg#<+3o@86lQM6xgD6N zp?5};NE|@y&+8$ftm1bEapw*12s34SQGYdB8L{9{I$u;2L8VO;cF0fe?*} z(+_?#k9urFm1A9oQ z3*;C;?ME4sN`j;kA*lpNDjt$b53NaX5tfG)B9@AY)yBk9FtKDzEC~}! z#KaO_f%W39Po`u%ESVloXd{xG5qCR;oWTrqwuA39d_)x=v5k+Y;3LZTh!Q@ch>s}X zBl7r&HQvpc;Y^?yYup<+#v19iVmFJ`;!k*Hi;C=mg*`hMH%m8hsZ=axtKFDh=o{{!cz+oXGw}Rk zDW87>X0ZYj9H%uh04G=$RA__GzcZn%mr^bCfjGCaB14>BS&_YJhUHO{y=sQ#QIp}# zG1`_gOs-eVG&*XoSIjgzYA(d__1hALN`^Sfep|{=$pFW1Z;Kfy7~m-GZ6N~%Lma_) z=PiPgy=ENaag)7f9OJQ)75$5N{cZ&n+CnPDlHlGXKy;`!Xoy~LS-zUyPKGUw@d=2= zBtQ#)kNOsn*h(50u?<7pwFA59U2fR%fN(TiT9|eI4Mh+T7X@V8@C$l&%UAIXc70+u zZA*Zn5us=#C>j}xMuDPfL(!;EG#V6*4n@N^zhfdxR{#h`M1ql!U}Pj11qr5&1fwFs zXh<+R5)2R4lW7WQKq4BDga#y|0V!xeZ8RVi4M;-+($Ro;21}y!E=ET2riGcW0EZ;v zAxU^hG9HqGht$SHQt^;9JR}_tsTk>s;t2^rEFut#1jHf(u_!<+Z6FpEh(!Zp(Q#ND z7NZTBjh%E@j5cIOGk~(q0LwNkMuM`VVKEYv-O3zL<%U3&8v<2s2voUo7>qV#=?dV$ z43I1{fU*pOaiA>S02~;CRAvZLnITAJh9H$0htX(5mRjBmpwXfJ_P?Q=1JFVacR2 zVq&+dzw<$3#3V9g(it&H4Bt$^?e6FRZpAqOw9^35PJsK{4iGmZ1}skmusjjK@F)amCSiUeje z!Ptr&%tzih2*;-3G&~-g?F%_?5{xE6*!RiD32{vn_rCNNaoKoOHk*1@u0<@`);zOK z684Ru?KBK$-p;b+B5B#S%?fkm`9VnSNL@<4S-A2}6L&Hu)&bxIWVnX+Pd_Z2gbXJm z!zq|>RbL6C3e)slmzaTlW(OCCp=42W9-fj#6?%9|7Io=?DM7uMO}{fT9H!$TMj3h22Fzkxg)o%4a34!Y}W!wB7pX%sglrsJ6(FojBO=y>CX$2S}b&USIT zyh=9626(^M^pyTX*=*!E#07O&s2a!Tc3?KVG}58)44;e%6IYD6DEk(yC<`Z(3KJL3 zFr9{n10RykCx(SfckbH(X!B1dK<^Uzt)wz>Vh#>sglu+)N)F6Ngp-n4D*(=baJXH{1b> zn&x2D=~-b*3mbG82Betygpv@UWJD+h5vq*{r6NLUh)_Br zRPU1=-leixC?lf@ibjqTMp=HHWh^Jb-_18Je9^%78s5~@m;@fvIsQchEgYZPeX7sK z`w^JUsy?@^;57WH0U2X^;Fi;|&0{Na6%^|xwaf}{GPd18*zXPPp>6hT%l5;f4G6Pr zKlTLwq9-dfPYv4*hjzbM7Ny}Q9ot@>u{{h2MnKB99ow}UdgRnNv%Q9&ehejAJbgmb z@coO*lzR^N`hMEJNG`MGH3qKdlMPdE((ltsb3ds2XCAGkXsNTv&)BLw@p!FOas8aV zUWE1UhzNDz(<#m)_ z{<4JMzvkmR(o3ZIZB2_|6Y%(qES=Ky-**36uD*1*?XSo2F5|3wmaNij`I%-0{qZYlemQ@5bNb)gdsx5mR?@y?#Mu@G}{4@XFwoy+aS1#833{ o+&g2pTV|g#?zOXiMJLktgXz{SExpak!|(of?*|S3Ka)NoN?Mt1wg3PC literal 3865 zcmV+!59aW!4*>uG0001ZoaLQubE3!^hQIHxu;%le@Fs#&j#~(=VF$rMG?O}YibB8% zHAJ&YW;a#y<4*&c(S&5oWN6)c{g5c#Kwtgb-8|j&OXv5$uhYiYc(qQJi}!DYGyY8@ zUWCgiS$ux~X5#h#qrUmQ`&;KGSY=5@CHR$L2f%128>~p%D1?l$##lb(5#NS-M zJ1ze=1nG?4snNSl(x@S{#D>6gqQr^3AT`E+H2Sw`+StVHaJv`SzjU&gFYkklk=dXZ z?QnZX_fJ>^*KyZd-gLO)+kW6YxK7f$u0Aoe4!8NSA0ub(l98l~@<*}B>uQH94(-QU zUoBUee{~aNSKV(NZujSd8zyPI-amGK{PE!;Xt_#0CyOBUi_2+g7O#SlWu1M!iaOkW zVD$yEyPLS{5=-;UDd}*<&+3?~I1RGoYg~D&{lEim<&RwF52Aa|-ZGf2m+5V`xvKGw z8<-x^xS+T$7&#k_Gn#@+g>aP3Oa`mOdZGSzJ`sul0J)7e2 zDh|J_Z?C)ROr9&EBF|eY-=0Nk6o?V8%)~H`n_-)8cewkgPuy=6B-y$<858$yLwANF z(;^1FcX{}+NVsa194?+{w#nF=H1+8>`tR&(y&`(zmM0*lCsJ0AsEBJ?&fqXzHRV8x zlpu~GQIdcpK&2W}#Y1&9AU1I|j~HykWyMi1O%`A3ubB4lbOKV^PtcL8 zrDoiUqSic;)p^|Jc~zWI2}P7-X8`fU|-QVN{RCAw}BUd}|T;`*; zDm4Q^h{P~ZBuNfifhzGluSERp^rRA$Z5Kfj&XPq~uVTuqPU1Cp9e)nyw~Mf7SaA>2 z@Nz+YG)>>M$DU?AZ>W8FMDJ*uDT~wj&F6s2n`Ydfx3pPvyXFo}X)SWo4u8tEf>v7$ z=Rr$~S^|CM@y(zWsRDi0g)?3{_$f!TkCEC+4>PO#;r68ccJ6<|D%(lrkrgJ)6}dT6 zWnOGYLL5esEX-s{ZqkZPjn(*IH=LQm!n-hCF5)Ed^DI1Cl~$3A)74u=Vvj7lP>f?m zY0r7JP3y5)D5ye2l_yoReO%E!O2p|(?om>YEV!T@w40$k<6|l{ zUY;vKtcIeX1}!BH+jHeq1$XRvt|A#HFS-+|=UPfz31%`c$C1MGb0H8#A#MhuAjJYt zojV4yE066&?r;xZXLPO-+U8n?^xuPv-iK7=$KLyZ`%cDp$zq*7^Kzg#GhSp#cK5yS zy~AyeJdS#xaXME~x@pJd-yVk-cv&1~x2w2Ib+P;NaqPmjPnmdYlxOTvW;y>T@9!hr z1gqdWrudasd^Yrk=4|y@PXtiXG+M=rC&fyG9~kgk>7u?X|M}ta`i43Xi!9e`9=qc1 z)pw!hs8-NVD(mTl9i+JOv|l7Q?Zo7!zHPm2zm?xAKPS8W2-V?5oZ=OuGs?T&O~>|! zjzOy4J3b~HX|6UT9&!DN{lRuF?B^=c;23Fm&0^25n!edK$W zqneqtiRZ8)vPMJy+_b%ViS*v5TniH`@Bbrx^V9pC`kf8v$BAZ{{YzhW?7nX}cFi_) z`h8Yp`LmzcW6dMJZaMmgnoVha;8~H4b!&7tOAvM`ltvouzD zH|orfCZ6AS$;Sz?^~;wMj?IBh4BsI7fsjp}ewZ=}uVs9h6`8>e@){&pWnqN;p<3^Q zn?0BAOl+D`5PKC!=jPzNULJudkL6r|;7qB%VU)TXPAtzHS!UhRW5#CMN1&6Lxg8g# zr=R=IlqQijVk~Dorqw=-zxV(zuO3TF!VnT$>(QphE+~_#pQRB$m?M9xJ2*hBjm54N zvqOf}dC(`s=xMpb=uBL_W-#)}W7(YPX|{1;8eYxb6?+~q4UR`H(G0l8m_gIzmuw(J zV`BAvmyC(G>vfFBSgyxDB_1EGg4d}mh5}x zkWd%M(tz5JO-L#Ul1hZ65+JE~NUFAPOuS29ztpXoN1e!w`*0Dl6iloZCYFqe)x^Y- zFtJ2TEa4ScFYfweO2)&IwfzZgM3O17w?oJo%s^*5_)f(~RPYg7_=qw-ViO-x!bcSG z5e0li9v`v7yP0a%1d6f3y@6w_@NeK4D;yj+#tIJyj}sy z8QvVDZ7IX#dc{nmljeHGOrw+LLL6VeEn%o+h@?WQ?o2#HhiZd{=mi($tM2V&*wSd9 zfM|3AwD9++Zvcs{pn(zF&^K+$S?AwS1Oc&8K*lw{pl7#y70+PT zCw9}e1SlF2ibjH>X+qJ+P&6$l8U>0*g`#Og(eU-}n8?x<0D=*bU?e1%CK8N{1k*x- zQIKF%B$zf53=h_msS9X8A{vl{2Gm3YlF@)#Xg~@YkctM>Mg!s*EQ!*)9BKKR7G}Nz z9FmBKB;g@7@sMOZq!u2Mf`_EyA+_<4@{z76o{#{4~pe(~+94JdS00)L3l^KFmW(ZQ5AxLG$Vl>*2r5At&G(fY^0M0^;#)Go- z3b23(S{Wi}Wr(1aA%a$hEWFW%7T##X0iKlxfL6jA6FR^f6H4&P62U7=1g|U+ys~5g zjW)D^MjH-*>@q;I3(zRg0njK=0#sfIPjBmput0hwe#rWP9} z!jeg0#Kdk@f9r$Fh)HC~)MmsaF?=%tx4WYSxE1FB&`twHI|1%*J3!ow7_dAM!16=@ z%M$@CPeVK;8xLu_?=_ecyWR8}ti7?_@fxgYxZUm=tQAjet!EKNSQcX}Mj~W~rJrl= zfcT@yaOCR~*Clq%dqOj-H7v&&`F+#MlUTF48p0W0e2&4U*UKg!QHg%f^lIMTvrRuo zQ6w;%4#t-6U_NrjoP{yCiY}Zj3dAa$Z$39pMG38 z2^p@53@2m4m3<|QDoow6ZK8YT)buWoL&>7%JU%6hD)ji2Eb7uDQ-XRin|^0xI8ZNU z^L_^tj*|5>1GLPQaG+(5RaJQeE+!T`0vBin30*tlHt;}Oclls;STY5cOob(DW0H+^ z%{DYo!=`g4H4kApDxhQ6{08!Pbk+xII_R#i4I^|Xrk3B7=$4~@z!WOAq2-Kg9^Y^* zIMc@M@+#OM8{qw3-BbFHWwViG5gXKDp=umon4Vtq(n!a`(_AtpOk6SMqU;;6qRgF4 zDok8BO}A|W0XLo}tY=*qa5H^yOe|UjU~*1%$C(n> z)$9R_n&xQL=`^>cfekwJJ(5p+awe``Gb6i+hCCvafCwcbLP>~FO++Xe5vqj!()aN+{M%>Lx3^$=I|9e!n*~ho;^$4b%1W zHXzKh{n!)y^PVhUKi5p#ADaDqS(KWebZmQh#^%r;XdWrvc5K&b=#g`6YC1JP{TNC# zfBN{k=DL@qDGwa*_5HL%k!)tmYYc41B^##Rq~E8N=3!8~XP&I3XsI*E&)BLs@pP?K za{ZjWUWE1-|M>yo}~=W87v-|8u;cN3%HUaOKr1Qdgad4tJH%Q&-{D-GhK9ju&C;D~jr0 z-2~ayFH89DH6P!RULwivDq0MifX8Q~$&9A|uKU+=^`*mYe?5+O6{X#2yh_sLXPO!G z$Kxn@HY8abX1A-j+u`~!mC*3=%i|dHB#qZyp~ID5Dg^kPI+A%J4K&{( zhX3P%a#6DCE^o7&+pNRo-=B#Y&x6}E^Go;c6OF!i;2C$a%tG3{bl*05`3rB2HXh2p zh^Ml*IFWmr_3&&sWFT@5o-AIR2f{xf4~!rS8vj+^@&7w07iJ0l`@&qfR|_gJp5Po2Rv*9J<+b;Ib+99{&D2}R{O8% bHu!!p**YSHe^L5$-QRY8(BS_AUDT_BnY4v_ diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.map.hbdb.cdb b/MainController/incremental_db/compiled_partitions/MainController.root_partition.map.hbdb.cdb index 577fdb805905a733f141f192c17b31c902ca64f2..866ab39917236da2c322326c254b6da1a4b01f7d 100644 GIT binary patch literal 2635 zcmeHI{WlW|A4lX#_Yh$&$xDxyl&u*{WL%Y^gCxw$%GH#Yc^$LmWy)MP;+8SOEVm-r zm@>({b(iFIUKfTr#5D76n1#o4d;W^&-19x>^ZB0d`JB%WpYu8At12ZWMLR6Lk5W>h z`(wV(o`KQm;D~TtFa!t&p3$|B4Mrh#!B8_@@EMR91Y~vw4AFIW(shVMp>+SJP0jdW z(JueDlT@1Q5B@J+Rrs-ErG>-J5n6#qTB6F#drM1b&r~8a>LSCQ>sxX_g;4!r(t>O{ zA$pSVvC#`As{&BmF;0*TkE9X^M*t=-R(-0wsBywf{s@Cy5F)#m3uR6uVm3yek|{(# z6vHPEIi4%3r=CSNn#|A7U|ef!QDJKFc?;-@TrZNikN+-iMo5d9;(Z%Hk-yhKd?26D`syfSJ3locLUZrJgNt*aeue=fI*IdAB9ps*xHzU7(w+Y!}_9ChezVXvGGBYKwXb@iL1Jw@2UpUHLZ-AQ9 zrnK{{lA6k~>PDi)Z||KO<1v)IRpwpx7M1&Xsn~{FEIf^-2{JhdKq95Gaj0STk7AVT zWxiMo!&0l&lq{{di!*t zSIC&vrZ<#dx;8&{8ISjwiF-A;Gf36;uKN61j3pVU;fZai@cFL?eP`9+MiFZj9G=9M zXB6mQl2RU}yr$kt5`zxdI$G(#w>t&}JZAHZ>uQ@l;dp;@ybk|MIxl8D01GSww2Q z`COA1q?+wnlt1CYLN*rIDH-(M%JpmC`Wh$fjQ;+@TB8X0+>MEU2i)OxoB)!5x%7&G z$hMuE==0rhlhAFG8`AR;2|zBTC| zRt>l(rq*Z%R9AN10T+IV;p^d(&_z7I1rEgW3~t}W{tPkkUxUQ)#?UYC=z!R;R&U{BuYeQN|7%8=(h z>hWwJO>N`imLwCB+3qe4fn6}6x7$}TrnpS@zu=F9w5_>+oSv*^eUCP}S7;YBHBM$L zKsDv3KW+rci0l@ZanA0;`8f+(^B^{$EAldn>kxl zs$F6Jm-iMejS+&`xcIVIY-Fn6;9W)N{;f;!vljQfe~wm8J#M&s&l*;_*?E6&oT{U~ z#&Cesv?*Hh;sbLE7Z***J9^jbvkFqZmn~5>S4RAO)uNP=8;+Z{u-mHcW+h*6q)XFt zqnL&+CFXt{rnL`mFlJDcXOs;pIJjx7ZC{m)t6383Vdbv>R==x4LT6+JZv`&ChjEV} zWb~fXDl}Fd4mlzc#fOf(8I#58b^WEtRz7?j(Kjm>0w1{&o<+C&1R)Z)>F4)4rphVf zEdlx}9C^(g7=Al+yu z8Y={QDY%v9AdvRxfB1H=FS6^xJ46H+E5BqYo*I(=)tpocNzMgalq-4;i!t1H-!FlUDEpRm9~ ztxfn056`Z2vAgY>!pE2C+`DXkpnYZ|vxazVZYpc=>b}^u@g3O{<}dc&Gkfv+<^Cx( zGnQvta7W}nc{|tr!|T%C16NL;I>5AL`T4w~EHmO{*L+L5%w1+7eS;x7KDY7@TSZc# z#SMnC4X>xK*V@7u#lz>5H-Y<(?Bl<4_r%O~wvdox_<5>SI@D3DVS|D|Gt+IuBlpek zoi{yl+}NUJ@<9fTT_;nsS$st8LqaEL`|yfK_;RoIVh-TSnWQm+ujKp2O+}yii+K4q zo;;&{kuk|SkBxspkL>4Nax*f69PCbhk(EQ^&bh>CkXi4f3NVjH?Nmt<6U6F z)3C*bp>U6PT3lIXUQMBA*VNFUq{1|#36WD~PS2Y>XJW*XW+h&sPJKt*4^{m>nYSx@Jc4?u5fPhrOfqtbRAXZ-&+m}=`b#Sz>vn6I`WngAtA{KVGur?uP z=3pUaW@2PvWn^JuW+hgZA{KYHwkH1Xyh>bP|58CL@Gk*^i27ghpR`NtzpxwVxi_pA zfx7!uBbqQVHSCHcfD{b&C-K-uN+Q&F-FfIpe5{E%IK$(q-e9=t=!gU6HwrrM10iYc zC1L7=n>K~jVB46w;P2L^2;cpcj-|D~8Pf7CA;%kZfBKqDt+TGB*&RwnUran(u$fOi z`;I?Pxpr|onzareI<(H$GV?>NEiJw6UeE20-Olw1yQYzYQ**{1O!YJ&uCdm3LTTfy zF|P>JiyT6)aA^c_DL^CH%J%>(0$P}hY089|hm0NFacUvo=x|_>wbFTS8Ol?olYq z!Iu|4q^7#xnBTZ=(S((3=31BNGNV1w1=ElUsYp)&UOh+2P3L)<+k=Xp%cl8MmN+NH zUp?o_i8YByx3FZi0tS0gQhPaN^-kx%Htr{m74|(Fb zfIE7exIDhJtgI*8ug^l};z{uoJdIwsAmQ{a`d?}05~WiZU%VD3-qIZS)@x*??wa`! zU3P?^LWj0rrLDC&nga2Rn)5DIM00=_{X$z*mQfAKbJb9mmz@(Dfzp{mqB^Nbh2ZY3 zs(L3T(}m7mpttS3$)fsTg6~zSx~NnT!>wPcviRN1GeCAvJ9gH(G_l&>i=Sn|>6CxW zVEmb*P@cQ1yDTxGVO^rCIVux*iQ78KL(>Gx{dCxv0Zvm|!hWj!cEvx$90_Vo=`xj9{U}zceSf}DLur(f zlLx!mDl+;dBwNmeTqN^>aVOo!m5eRu{Um1ZjI3PJKT*pl?VNlTswBY2+Dz#jwd+}_ zaZHHs=hyDr-YNX9^0WS~0rxdnLPl<(9?9bq!wLuq4NoxWo}T^2H3ieuNQsmLFcTH` z@)Jrb=`;nob=4nuYzS4EbFZv&ocNnB{KN$S)>AEaZArDI0~DdJmKPan+dzDGq>D z?REabci@YLH|t@<{d#E{vyOx~@xW$U6;d3SHSKmL>6-XDnP0;LQn6p@iOkpPeiq#& z=$ik&1Njn?iJtkc3LahL4C;Ocyb2-3PXeZJCnBI%s^&KCNS1%59YCH-02lnhCA405 zUt&PV1c<7Uo`MN67#OuRFKaSvz|t{t~z8;9J5(AAC#< zGHn3on>IkprnPbZi!nO!TF>sTvb z9y;4r74VtXSeY?y)AG>s_@H6jo8d8sHf(aWs3`7B1&G<$yn_KMT}eJ9($r4>IhA}c zkJ+`aXf{J>wtri_gMHzy>=^()YORfHCP^r~(<9*nESejZ#TS8im40Kl2AMV?D$bnZ zqax}V_?qT3j{UQ(oZ_>Ei;e*gHU-x}p=r*7xDf1jgYTK_N3|DTxs?qM`VV5&1X|>E z(6t{!k{ga0M?q_2OB@=_pS$a{Qw_9^_6$+OcEAAhUMxMpGXx$?{57oy#9B^EtxL{J7PD*5h22t#xNlxDxh0 zJ&^pUwKYy&dgS~~oz7YA=dq`fC-wxdv&4z)qu<7vsT>wD#nSCU*oA^wB@fkyJ|s#;k6qOZY;{=?LT z)wcFI+F-VOH&ID^mg~KP%N8NweYf9*^<@9Uk;hi^YYn3&B~PVbMv&(D5SK{8N%6*+4|(n@wZ}g6s-&72O_J={N?h_ zjCtQBt%+rncENe`w@Xd3bwR?hm+Cy545D&9Be}<|JNphyNA0nb=U|@QP1^2d+RltB z{pyAk?aUYFWFP%N?=BaJN8f47&I}tt&&_-3hIi|7^|uH97*LbNYHzA|RCk-fg@nTg zB)v?)-=MSM*P3SB<0SmSpy9Sp{Hli*AGaTx`?}VF#^i@@7si@u)fGuA=8f-Umjbqj zzAI1K<4+0C`iJ^fC;Go{Xz#iwK3P7;57k{V+@2;G>z`5vyXihmZ?1N5KYcLjKTOuh z?_xsAeJjL1k+w~B4irBL_k4BsI0ld82N%}P#H6(BeTxnj(Y8n z(eaC&>3sCOWP9HU%Nx~H%`P;b>;!5MYV4$_nSKM|EL+#7GlY4@-*&SwXsTG3@4k)W z`3_*hUN%;6{u!M|8cKMW-F}tyA4n;>SoTV5cI@Q#v2Aw(pS=JY!$$q?Mj5Z;yD&d`hyVltI-S>*?tcaY1a190R2+ z@W>J=nwUJg3+Bl@xXj|WM)VH4nyaqQS{uJnRmTjm<5kE+P@=%gh7$)>(DL;87~4C?lgNC8H=Oqxe%sQC3C~t`OVL`FXqO)GB&K zwi3guTD4H3H2TmJl@4)hm*?-4@Q@rM?d5v8+f0H*H=#|hsqVQ$%0o3=igOiQ%0tDM zEdP?Fa7b4QxGGl)T>)M04&w@rZs&6)y~4N$Aoz5cKGr76tZaTLlju^0gLdtkAJsgZ z@qOQRf1~p?(jmr3;u;81?$3-1=YmIz(`-8EG$4a}3V7ts;bn7r<`4W#DN2Eas{|qMuTqRrZ*c%jZ%-^XU-Ud8Bu(Zklp~ zC@)wD$p9B3ncbB32)cqT6%Y)HJx0M`D2NxAyr)9KQj#P4&T|_GM_q`5N`TNGggy@w z7Co~g{LLcJ-gX9$#H6BwSx0h{PLy&NVhHGo?2MJauh4e8O9+dbkO(0zC-rAaUJ9&O zM(R&*d?G{u7xm9c(LVEz#5kOBY==r55x1=~@7=!qcV=`#esSTQ**y+)LIUY8a6|tE z97T2xaRTair|~@1>`CgJt@f!wkX@PVCk@)#XEJp)wK%dql0Y(h+<-`AR1#70y5wC2 zCi?9^XF7yc5C}6)n|SUb)TNKvL~tmj%5d&y&f1ceKK+?k8GtPT(`4Khq+VgU$|9+GV|R%V#ol0Y9^w<_&BKC{0?|;W;oLn+WJ! zP~}lh|0w@1X- z7#TlhNuwx+E=^}LQwFT*9Mo6%kMBi^q>EDW5y>9M;(+K=EY7Mi>94l8%q=pI$WK=0 zzi2!UEWsI;XU4#V@nKASO`GznlEgi!2H)R*}$5qbH3^$QJ4Pd0LAX<#CHDUZtQZr31pZKcJP;arB(Pm4eE5BNKW zLcMqYWwJNfKrlZ^^Cdj(BhA~9n`S#bP3&6uz5`!E@G&mh!d}T_CV_;_C zyw2h8xP6wCi0>)SI^SC-PDn>z@7humG%}V4GiHpw9(el0YuQmd2pRe=SIUN!Ch!YLK^VwJXh=Jx$O$(JuRC{am2-noNV6El}FHujD?v zug8AQiYR{o)I*)sxQh>k3QrN;KhQ&si}3g<`f)&x!X1(#x=^nd-)7R{{u37!b+fgW z5j4L&YgXNve>rf`64n+KON;}ECZ>f$Y4J!m30S=w7cMY%IN*`tU5{Z1e-U4f7LDsf zGlgCs`g)Q`5zQMR437_N-zt<8=|Rj5CRW_Xj*1UVKO~=}T3q{j`x}=W_Hk7@tTR+J zP7j?Nw)t2(jQ@{l7(bXR@V`;s$D8-T0HILc0O2f%qEQTS+z6SQx%4204%ZcJgbwKs z@>^IW3~?{beRNQoICZxYro(a4W*CLAw?2^|MST=*aX+bj973AN*YFW`FqKhnaI)_B zbxz5obxtNA?WlLaKUDs|sgLsirciSJ{*w#9S#w`o{TIMVS2ob)?;P*FIM8LNNDf3; zX9lRtp5tMv8g2D_o9NOq+Nvob_3rnL>C>ab$a-*B7C{jO#tS^m!io|Upos!y6Co6v zk5NfIzYG64Kc5+5fGHvEA!b~Y{GRkMda3#epE`magL9-PW``&${Ipn1=4G%`Pw6b!@BT zx-ZJ;_m_bedRlrG?A2!+H%gHv&eVxQcneBU;5)cXmpekx4k(kVyDOnkYJ7OJ1`+0H z+U66~qcT^v>4hWaTwx7+{)k9bJw_da`u37d9& z)^o2>A+jFbH#I2FlWDCpp~ES8hggF<6n`Q-Bt@|syn5?b?d}_K?oqsxpuD5=kU1>G z6=BlZ@~Hx4|0<&QQA|>OGfXf;532de8ZHb76^~B$}|7kDruj>6D zwwLTbR)0BU_5am9QH(D%k7r*A!@Jm)QTOb!*^I=!D(*ebKh^ucx6*&yLxwBXb!=6C z13$#}kJbMhryQ66+bMAWe>i3G|9hwO9lruHURm4{^eHnh80aJk?+zqj)~BKL&3u<# zvO~dPDxFY29(}Ax4pB@)C?qvxq&31x_C?NVZi0?vr$o;0BABOZphK_WJsn8-`m!=$ z->vzNoH$sOpHYr#k)9;thZAdZUfIz8EH$~46T3caU*c@eTPWAazg($m`E2=f&%Uic zc;`1QVKSkfmX4;Lmc}syFGiNW2QO9-*U`~aI^&8!CIMmK1(dJXcFzV=tAq8b@&iPj z8V?-yQoY^cVKX-={vHhrK*9Uw^IQ~;$$K0XhO1-WjzmQd$$DeM_ldI?I+;f!~=D4efS^{d9 zvDG*ROA{B~y7M6o=1^Jku2EhVOQ+ENp8oImR?8K=6TD@ zw5>+h+(wq}2Fd+FF5hdg(8Tq7#~$+^c@nfAO{)`gwr|t2{xV2Q8KL;4Q?9HNJ<6#p z-`A#{P_26s&=Xj)x1iXF(7d3he5ZC`E{bNe!N~HaSQ#n?34DTSPh{p?=O^n z+}=^kBy#)FhY$A`W_Z^SW*$GLKh$7!^Y)2q-_#j4 z+Bm@PD|P7uKZpppdJ^!^OuI4HEXSvw3L_xXHdxvVxkK>Fd>nC&kg=BDn2&u1h%>}1 z2CxS#es|lr!JEvwNEqu)mOda_F9$q_rAqrI9RSWBgz+RM+H>(-mgHYLai1l)u-6yr z1IUD~2AV+AwuU+UWc}^Or;>r9cXKa zi8qnk6~E9V!~>Z_%Y&2;SCBWkdZz|!NZ3dd#>&M!ld1K5C4&rNjcb{w(d4gu;-VMY zBi)hajETtRSmNV-;2?8q9}T^e-SrMMx_dX26}<7kv8z>UAb$W|kc9C{209>j>}=OK zd^sSP4!B4@1SgmjgX$|Y9DDdGtrqR=W|4=S+?F)T$|))~LEoJoTByycc667T&oae) z9j#OZB=5X4g9Tj;$Per<{oC87ahHWBG&bb$krvn!owsvI`lRres_>n?jTT$1-4nOB zy&_g~pUXB0V{DI3n3Cj4&7*$(itSd`nkTMOLsF5*@VWX41>3l8y=*;s)DTyJVpXvw)jLt7I}5|{s` zkEQBsQ;}$>#Gzi7H?Q)M<`)`qT-6o1(<^YR_VGkFrzP~#<@m$TwgVkmgMa)98g02W z#dpLC+>;9kc=ML=tlJ5Oz~rJ1HQ6Jok`#YJ%6VVHv5M;a@z8^tLHc6$KB;;))4v>= zhTzaT0hNZp^@mk(p012*z~9~;q`&}3VZ%Z_*x10Bm<@x zeF~gQ)cOhnwQD|!fn)$*Y|mRuVtKuS^kCV`;Ty}N80f8Th|i1dcS^vt(I=vfys;uy z4z$4qPXsTZ ziBh|yOW8&rf%lm2zJnp4`PaYJ`#p;6R(Z>jRP-2^@AmVVI*t|G2}E242nEIm3Ymj` zhgUf0-81KJRrS~~dghJ@S4;^;J2ovR`jn0~G8Ev~V6bI+=^1ZV4dh3@sVZSLoN`%L zuYnkmtyz`b-E~4hN-f7&@NJNLEF^5r;_f6gylI(VEjfiJh<)ZowWzxTiSAO2(}#y% zE~c`KvkvI?Dm!U2-t>um3llya_p2RleS_cbGTyRDryHT>KJ51OxA(V#yyizg8Ta*% z_qW2l#z#M4Z*3?)5%fCYU+JL8u2|wZZ1a6*rrK*WqoStK z|Nas{SMG-7d57be!X3fVv?A^M*yp9X*Ni5L7Chu$&Y5PJ4jYlr4OoUG!&5E3VJEb75sNbzVG~tm{QUhGhgQJCq87T4izr!IBS&rNK;XVk}+ zf3k}8bhAUrcMWuYhbq2%x7pUm`R9i!kqGq|<4#?^@EzgVif*^>upgN)Al_TqlCFeJ zlbGfX=KD(PmJ^P@m>cS5a0NPI5Sx}#>wuy)!D|s9dm`scp(yRFa(@wWjXpzTCR~hTRx||a* z--aFxi6LBV7%_n4&9LL&c_=04LK@<%BMA_3C-{W_ag?4+?%?cDlpIq4kR5y<{T^#I zi7q}|qbKlOd6s^aMgC&u|H9uC)Y;_u?Ia!4k-iMhVt@SXmalc&fx>cW>W2y5`xj>|5GcFu-F=gFvi2)r|Y>lCMIqK7OH8 zI%9#(Tj)`$P3zJgq*a+ygVk{Yu{mBd^#@O#m(OG263%TY)gfkbVmMn=3O*97 zAHMj0&Hj)Ilr6}sM>~r;?GlaSqDR;47Q#=? zYh(ZPE0=bxOTEoThl?z;wI!fih0W>T_%)CwalA>!gZ7Qxb!*=2E8#nrE^zPz?Prh1 zIdVC9C)V!JjV73>gg#L}`A%KiX^umh2TKIAYS%kQN938mR;s+u;Zs@9cK$K6My5W? zZ@Y_S81OcRq+?OSjRM*XN7983l}f*kXe&|q3RLOTX|4$!Y4K5*E2%ik*c)<~m;aVe zCbbXBH7^{inbAghwJMaUJ-iO71sq4or8*FnwX$)7yu0_!&VwL+b8M7q)vex-h>`;( z5Hg_)FafoTE-Dx&%{}w z?-y`5UgOmXGAvr0qLZTHw2&ERKRw3MwdUZRfKUU0jJ)KhmcK}~$7}y=o2xfs3}|Y5 zSTV}oEZfDii{fU8@kE8Ji68*IySpJZc-Jb|9aV43)DjR>|Ai3|WZSArm)I7>w|cY_ z15R!P3|Re9eubnSlUfn>1@+}0_ zXH?_8@XGi95yPreNpMNgfRg6gRxh1dmF7#b)vIB-xORaU>{F~2)bC_fDcs7XPP>Sk zYuNKQk|Tw8WANZ|(F|C~t$~{@Qt{*6t9Y)g`EYf^vNafy;SkQzpCQL4gQ~uxVSJ)} zrl+)IU2LJ!wao^*P3Nk~ve2Uwq&nLQy=N@JY10j61|NhcNh)`ffgKqjUGIp^N$#an zr&V^y8?++M>*REs82(eooRf%|&4F=>y-igHa&=LQ0L)T#LSeN&NiBblMos!zA^)*R z?Q}(r_vxGyc(uLl>C@<)b!-7aO5S>Iu zu9cmacbQ?SjY+ANCxl~hEU8sIKbBGL&T;XFy!`<^!_9)E1aM*!9i_NQ#RdFxN1%u| zZ7{CcHq%)KeSSx+dDL=C^Q^R4YLnybwL0$%F{(-5sF6emtKECY*<~wuxiB|BbA&bA zuKU5-4Bbvyx7&gI-dMp8PXghFhIu;58+}n8^@F1Q@9I<=Rp;(;-aWbQDv$DKn%9&{ zGv-CaT>Vy8{LJukc&R{@os3K5sdCsSFkd-wy`?GjIPayJC`-|Y;$*(%25*t^{q`~? z3&^sLk$r0D$H8(V$4sbJB9{sl0=ItFFk5C3`4 zH|)L&Oxv%7luzL6jE*_K{*4W!Pxo$J1df7d4Ar9En}v=R@~04=2E;;llFB7hUmVAEx~xrbl9h zvW&0vV_5vy(Kk@w=d&;UpXohthZ9GjTRZK7`o(X@XP<0Z1m4(s-QTxNT9_Xd#n+x+FXud2~8tmB26SZS^`n%|A_7en#Vo zuzlmt?zh>f<%TD7E8|gA8KD(YS3Q`G?NMnl{-U=1a&OQ)xpWh$Kw!h`Lz$B=i{^u1 z(|ooDirYjxCRZVC^-AVHMF_5sq^r#|sN82=hs=LGc1JkWZzdc^L|A0>Y-8kjUvX!-_2kP0CnLjF!E5?laKjU2BFt zsTWdq*L?22c9iH3`6;q2&aB(tJW3`JJG=M+T@7uwOQcza7p`aot*QI;{BB<> zy?PVN!9W1(WMSjdGE?}l(O>8t5}#FcV^4KrF*mr+SOokEjT57<+PT-9%$*v|-AR`4 zCY~G39oUy@!(}rydeiS09=O*$u#HMH0=kCFj5`GK5;U8$=#P2RZuG8_ zJrq3R9cVEA&>z~n81=~e`7%%VgA0|0pb5e)9^XZgtK8t@bM@?b;8M~1*bRlLd1BmT z=?~wQL(qK;*79QZ4ZSBQiGv{hm&(A@omG3L^*!i@uG~Gpfql19+HMk~9=iGg{a}#$ zrA!p}I9K#|WBU|EVMDnFH%gjhNz!OVP2yTQuh(Z5Ma}A=>3VsJ4mAP?N#&L;yOA(3 zuGC5y2^J?ktqMw5oeufW^KY(t|B5T~Q@-^kHx+#w+5ST8hZ^g0vcS&jgaYJOh4=w& zT|0b1%U_r0j$sB$-d5hsiF_@sKh1G}bva|sqfk=w3@%(?anHAph?rZ(okD{0KSl8& zg*`ZnW)8d<)#`0Gsad?B3&xl~!GRemqiX<(jmeh|3>)LwY0^+UwAWh$NNe3rVAR8f z2e33GGl$_yQuUCxcU+ou#*~fHpb8+qRaAKqU{lu;4Nv>&2HHV-p>|v4j8PpKC2kzj zu7%d6dz+>!0)_Nf92I~9`YT*xADikNL3Qa~rfZ5oLj9E_s#iz-6*vVTgT5x7>D6`8 zjce)FA#FR9sU0whKJWaYtIjmBb4uNXe(dr(2}2PGsjrD)s(+J&kaup?Rd=W85>tIX zO7$9CeNLCSaY4%qZQ7Qw5xXuVR}^y02NsaM75qpHme9uef@1y*2WA^OJ?oJMg?tq% z1|iu8cf2rGn;ncK<+&p_-{AFa6>natjkOR z_ur)qyJ-f9rJV_#eT7<1d42|8|GkcFl-MRcj$LHS!G53ID+V3NRYFdUs|Y*Yx?9_$ z{`k{VV9O4Vex1{kXp^oVvxuC26Z-pu{ic>|^b~YB$}Yn>d|}%0M%<@==j=^wuf-w9 z4C?h+gmG{6Z4Zwv%{Imj4H!_P#*80UPQlT`rjYY@E9SI(loQuP?1yDkoJB{`P3R8^NJ+2{ zlll#v9=Z?&_GS)3lvq?>Xwoc;AM<{R0m|1H-FpISS43AP#x1iEsff`=J4#OS zn-leIRT@2~re)=1eQAW@U)>dvXc7D`;ZGY_w#!(07}3-acTW4;Hejy-dnCRu1-wiq znE5=qEsn-mxZu`TWZuItA;cEcq&icOX1*n&E70XgIsVNeS#Plr?TF3+7pI zriQ4W#gAIQ(;G<8qMPqXi~~ymA6UTNH^HCVq{Kf^v0wd9er*fv*eQn#IKQZWPB!%f ziRRSn?=2^G8=Zv}gYtvPnd|=2LJ(fGHL0Vo7diw_LoyNg*U`~`fhlM%jQoqbPMd(Q zY2SYz{lss>bQ^z3dT7mWCHz`S0<1bd?6zez3K&>e(+g^}q5&N_4GtVz&wj^ipG~4* z0B(-n+@cS7h82qI*Ei~q%HHl;sg4=xHSA2Dr6Y0+3uopWep!$=G~jA!IZC_V`6ycz zLYl_aCpt%X{B0BCXWz)nindjh7iumk&eUE|o}@oL8B{0Zl()sPM2yibL(jLVtgDTa zofQ66`XCosR~bQ1O^20<86v?Kg0|T|zAloNI&vvv&8sz@Y36BY;c_JQwO;eD6E|N6 zkENRDGxXQ%h0#~4&sX2MtuPSX=^wn77`%90tbzN-ZuK)IG~ZiOa|YuVZTt3emk8u= z7V2W*Ez>lhDv^iKtF1PnhD6{Hn3sh`to?;MNz`&|J0XcJ)N=I_9Oy9*1QgIY%QX^R zt(lkVv7=9_9f;^u1}kY)2AjTaeg(SF*G3IwS_L|63@(hzDFr4r+sf^E$gT)VpSQi2 z2I5Es!SmlNfaje2nXt+9Q89ACW~gs10Db%lcx!dy%l96BDuc8$48t6GuwKXY0WK@m z+xj+CWPeLW(8xH)UuzSAMuVN%8`7rdA0SL`gU3J*oO-@{EVf+Y01VTbcz87^x~^Pa z!*3uW?;`cre?Wt2l3Ym824xLv^b>p4Olms)208DcaOzXSQ#+N0A|JbV**z;GSE@~z zxAIPUw81#u#z#`!SnO;Ic7fWdKoX1 z65;3U`oXp2%0P!+s`lz{=5aEX|NA7Hiw*f3PX_tK;Cg;PHMNNoN2=MaOnfL^F ze{tBeVSK=7gchD!;epaUyX|{EIVGJpd@kt7V1rXm2F7S9voJK&dnJ3I=#p|K@}SX< zG;5*Ze?0|<>lKJ+u1XOrn2zO&`&;;Bp?L9_-VP!=rkvdd2U4~mBIW6jqM{IF5GQq5 zWII*zkSPvy7=?tKhG`b0P2(R&4H#L+8Xm?EY$2rP>KR?_`$d$=!jnDGJ?Cf@4ALN# zvnsI#`aLR%-lWiHV2wN;RsF=Yf>3#YVCb-dlhnu=FH?WClx&5&cmm{s1i34Xpi;qxIr=K5C+XlU(ewzPUlu`BPBng#!%#2&n{tSUkon+S6YA8j(udi zf=37PBg8gDlY1UK@H@`A49@w9AG5Gr6ns>a+_30~qbc8XLhn>cZx%@azcN(&4=B9E zUWUZpTNVu=DB3Xta-0gf09BBF{fWho#K@Hfcwjnd8fUlyBUbJvjq-W5NsVu8?*|GK zR8b{ax_Gl@Ol=v{A(COWI65eoIacTLAL z?zJ6=Co1j`WcK0l)Ahp0Qrt~iZf((tk`K77VR5?2YR59j{E|i2FFzXvQpZ+CP|O_w zZar_FB5pNr{#R0si+*;Jq>c26>~t^20;mSZoRyJ1tT&nP0k28;(PZOcV(`nuz|v&A zsW!LNUvUrhb&%LYC+3%frP27p%u;3ko;H*{xTG>E7t@c?w43{hnWv)MQdx@gU>vo~pRrN6Ci zY`pG{lWml1$L&)5=Gy)cWW`Z){?%wb`i}A2!U)AUjJkrZARL@!8y3I;3jl)!kmQ#MdVq35(KIPzn~nouV{gm+ zZ8g3y(Dd7wt4)ex*WGVW;^+uGiR-+J7(tO0VHR#4xp5A;QOGHLgDijVJT|R#7S7%! z6^GeHoRUD3Gb-HCBD6}bcsrV{?ocT4(#Z>fYA@57QsEC*EwNFPbf8vp*nqMh>Lf7S zM2}WjmlDmrGgK3ANRV><6`BDrv(;p~E-qIZnt~a&+hDDL`nU@<5?;5!HvA36;O70^ z1?4nmk~FF5>MQz0p*&OIT@v73&}GbO{#y3U_V^i2K;Ds=Ohki5vKp`pDhs!SOuNmI z`5(+lkqFj2#M3^|2;OQCYnpX%UQ_w)uHF2~xyEv3_ss}hx%sh!OWlk!TJTv7Dp8I+ zY|+ z!t~M{I@br;lU00F8grI5dCPJ~>d_(Ds-LmA1gvogbt6z2XFYg`z$e?8UcV_(AwV5{ zf8(i2;IbtB{VkB+j_zixQ=zLwWninPXDPRIM;hw(z#I|%u2W+3=dK;8xm<=gLe!*8 zuwZw|RJb~*>74kEnSaD_RaA+C60~P39owO0#E35V#LmD59|zF#@nu7LoOUw0w!8|I zNs6sZMN2rC&vk+$1z2^yIZkP_vCp~JShAz7#!<)3**$|GP@BWQ@r-KVZZTbWKyQqO zSBuHb&%zq8n7qBGyE>oM4TlQs9m+jHIbYvbH-AnY5wN##;1-~uVH!yHuO(zA7?k43 zR<@RlOeflUre!)rQ<@jiu1vbCTpPN6>c!|k)Hd}+2!|OKijwjTkl{O}KsoIsUDyI6 zXPU1hHESMC^;Uv<{VRF6Y&y|J67c>NcSr_mE!cEW`pGkY)?NMbUvZDVZ$bKH>Tzyr zzI6rAK)73g?|0`bmMES;kJQXZJQK49^?nFIW8SH3F`Cvun=pO6g!hoR6NV8{d-c-c z7XEqR$$=nUjz}dqV4_X6@nkcI%gROf41{osl&tg(Xum}l5cresMRo{zCE-uj$$N=< z!?g|J;@K3t0fo~}(v$a!ZmDgN55rD}Ho8?_C`8jjc6{CJvf5K0ErIVMb{D{qF4ks) zlKaHkezSxPDK(d$65euCytQX)3n{ftut#c!#$uMh0&p~~p~kV+f=UOKnS);Qi)g-d zNt+ort)UfVsYcJOLe0&hR6c)3w6;#a(Oks>8N#6SLnJ)eC7>R%?hP_kbNnbx_tF$gfGx?^(cflsDwM^0$=!1 zP9Mce1VN-6SUfwCAEDwFI6=u%l{z#B&gogqe5nH78zm37MpEB9;ei4;=h-GTkK+bJ z_6E$$oY^3BK0mzWDDM90Xpt<7Vv7VUX0GD~pNOd@#Bap`5$%E7S3z<5_?O-I4@PY} z?S6x<{g3!&%vdj5u1*o{3~#fJO;bT*U>s+<7XfVW!cYlckcG~9|eXv>p8 zyKdl19?S!I4n)8%BF?!S&N&0l`8W$e{p+tCly0+09{f9@a}$hnG|U4_4g~+TC#hLC zqcM;I=RA`I;AvVzqecDe7?z6}#=snWs4(KfjoiT6NE*%Rw)eG2E60=Py2G*gJzm!M zNmwVpU=h;jXlvBzDH0xN+T#{ZfVU#RV%EX(s!nV;vA!Kdad8{j|nGO~YHqn*OD5p?pbiv>?#v90U{el(|X1gSD>yWoYLXss0p56_(>U?fh14djf7 zBf=oFLm{*KO3}y!Da1bz`G~etDJgx`13fZf9uT2TeFU#INcDWFg}oPqg4W~aJGL>u z$npo}AG4#8`KLY;@VikjelQO?Fb}jjIhw}-@LG6Zu7?(7X+6f;8gnLH@IX1GLOK0~ za*9H_z)ZS8CRSoBRw5Cm5QCW;4KB5fG5j_9_zUxZjdBW+W<(jDn)zKglTJ93R5B1m8%~JjZrEX&vg+ivNlvRIvrixQW1>z3U%e;kR97*KuiS+R2T|gQVxA=R&dQ z==s_pZ}i9aoNWki52Llj_uR{?>*2b%hE{GQMbT0Z69r_QrTLb>YUasGs-DiG}I{^=;UZ_Y1(XyyoAp;l|PqH z<~@M0A?Y*uaW`+M8W_P@+;>fs@a({tqX&1CQ#jIv3(^H$(gk%tRP0Yvrtvg@)U!BY zjQC>2fq0_^0o}qkF1qEr122Akg!L?f8J$m&STN1j9bo~#d?-t(e0$}fYcceob~s8y zkM{Q<*}Z02J-}X;-?xsWiuBSJM$Mc3i_VZ8LBgQfV*%j8)N<`TGS)X4?eqRcTlgk9 zC`BFJE4I9KNq#JzFx3g1Kg>5%Nw^1_>NlDv&1xnRG;#oGp1G(!@e88AT(&BsUnmhT zZqh8JrJl;NU1)@E8sX9`6>mMt#wnm3h@{WhJhaO4yxFZ|?(_g#0F zWr4b_=^f*qu`Z#$#$2q)D@64Bets029}YQw%^i9TSnA=Pj}y~yNG)@>I5PTNgN7g9 ztxq3YsQk>mlM@K4#Z|M=Fq6z#Qz?_#Cbp2WIxtnA(Hi;8lgct~Q$Jy^y=45JJ!6lu zPPnWmls{JFKIkZ?N1+eikk?ohb1iTUrU1E#YA-68G- z2c947$JJ+(nKG}IR~@R8x2g~NSI2LB$lV;KTYC71zdkkYgdVoIs5<^-p5)7X8|iw= zwMNw1ltWbOyYlHMmvz+Hl%PM^b=2y>{(REm^tHQCqKB14guI(~te(G4bSKNF?+J5k zHOE+<@VwDmhjtYGyY55q>#Ob0PdCsCb*o5pRm`q!m=Zr2nqBZU4D=Agq!4iUy`GCx z-VJsq^+wf2vide1apYe!D8Zl@`q;8gXsF92>F@PnF%`QnFzq+Bwr|D?%ldf6>l;Mr zlL9DFiV2zQRp~HUS1OsOCsqDWW&1_ur#_GEM_I$J@-_-+3+ROl^WCc}vVy0Nl+@0c z@5$fX&(z75A1ltpD2^AS(@M}MtFl|4E@1K5m7SCfl{`J|DF)O>E6<85fmT?yU^Aq^3axbNrY5ou?3(sH7d@gl166_d# zQJm4P3m8Oj->))`rZDTaD zvCc_lS17km4~Qg~UA_jq@q1plrE5ke)!H1aDoGR^@*6;|Xb>q-4EUx7_UWi81?XS9 zi{=jVa=H4TyC4lwcnA|JaL1i|srnNAn5QCZu3ILqQP!uYZ9ewu-em9GIz+2;oxjhv z?Iq^fHUV)vy)PpSSr;cIso@Cub&CgeSH~kryN|6|n&*?*{7wdp9DS)G0sX7HAO(YI zmPC`ATaR;ILeu=9tB3D>J(?Z866N~t57vM36uy761wFcOmbGtc`?EO?e!6DCMqn{) z;GJ4uSzGozv6U_Dz+c}Qd)ZQPCj@}-ESmRI#&_7#a@)lZu2}nA5V#3kaAs3rZ;H+C zuk!F+Q@;8G9ybI64RTZ#aKClT_}NNG3i<6O91)DaC-n~CD2-_Q#(p@wB%*N}Fyhhn zCu-`5&DUn@*rXO>G%Tvla=?mV8*b^Gbu25gu7Ce z)b>1N2I9TS*e9oHZX!!eUx0oJ+0!`*A+$3&htVu4AM(v$kPX*((28(*vt!tf7Xz8N zAZKHSIxReybkZD|3^i7wTV1*J`B^~8{p?rY&ihZm$gOsNvR`B}o}V!tXHQ>b zcU-~V3$N~DBmYL+jg!#Gu*XX}8l&Y?>ZMwXu#~`or9M0 zNiR~i!WF;t^L(W1vAQ~MDY-y`Oa3Z5luNVff;(j<$f}q3c}NrglR1x7|Yqr zTSkvf5}2rH6O7xW6&%*LZ@sMoEG&>JsE{oAy^T5m^Ga6HZAYKnEB%2;<9KN6xLuqn z9f#-LD5j+StM561iA?hbt9XNd+_&dF!Al2~njY6%`~~DzJxt*Suo4z6cM)i! zW8hWnvsG&fusbmXbP?19+jiXBOe`m`7S~N3~vA&nRQVsdNp^2f9t$>0gxE* zAA(;nQ2aHSbm>gyvz=$1q$eeB zlaxDY6vgfnM=>m@6@;uG?tBLe;BnF5Yus|d(Luphw5N+EFnna}j|XU^o_2a|zYbiT zr^@Cg1Z{dRn^Ak?nMll#G;L}kEUwrhw_$Jm;lrx%%4L^G3k0~7(Fv)f){eQ|WjiNL z+WV#OiQ>7bob_=rK0DmrE*RXS2ydXhqFKwkz4?podyvvNf(RlD7z`?B5@1!rkWGLw zQg+-dsBnZo{`2T8_#cOB`dp!}u^O)H(97%#&CZG);v$P0acTZU^0|Ha`58A6!P)GoPphoDTgeXce*lVm&kxQLvOjOH&#HfN_L#D>Ceum8+{$wfA6I>`OI5Sn67lg_z?#RXTgJW zjoY_I7 ztn#1l`1EB6IQl@*mS$){N7}L@=Kl3}DXsL4E&JP2RY#=_nd0gq`fPFGO@rXLHT@L; H00960VMmtb literal 13012 zcmb7qb95(B(`Ibjwl%RPoJ^cdY}>YN+qP}nwr%`kY~KC8-9HznPgOnr^gVUYt>bQ(tcjRe8JHQEh=iQXEDed6*;$B~nHX7E8CjT^ zS&0_dcF79@caku)?{~QGT zzV^a@=<-*Vote~vjkW$){48^~{$Rp(f_SqS3QiPabX^~r9UL$SM7?G5QHoBok%X_7 ziO-uen-z40VM%WJUiiLF&QKOuS!UBR=@#|uqq%tum$N9ht(ZQmYB7&f?qEk0JJ3k+f-LJC7 zM8KRG&pB#sJQ%x2Y7*LP+QN+xjZfbiy84`&7d<{^NtXc(s}aB zujn+Bs#ePDblxB>2gcIFif(44NjA1dPmKePSGlVqo31|FqXXA+YE>;%uPW77( zJ)d^^Y{b(O%VXmY6GP^*T47CZh}WLzRZF9EasN40haH+6YSJn3maXe2cp)n3GDro) zLV`bhvF=0w!E?Vw(EoSh7RG(IAT4IU3b$KH5m&&(d}6Tp?f4u9KojjQtgA%fz%%ab z>;X=jS}yZ{bPqD@iDXq#1(*H&gqyTFb{-d95g|qmH>)JuV9P+?5!*{t2Wdpz+HI!;}AwhUz!hec zculsxb=%Y#dH;0Z4K_O|eg+TUZn+eZhKuiBdnsrHcc3pScpQGUkr#P)MCZK3KWne# zCm+IB^}#{Yyc%s;hR^fV_%_r;Sg^vSSP3^cEIH000~hj6&M!0YdTKLrvRG|!)%mH? zdH7fq`&GEV7nL~ zC3b}7|GnBG5CYGj`21POe5b18!in}Q5GHW%mz9q$mSPLW!?Bn)X`{K_RhN^#<}dqM zdCTCgYDhD$Dr172LD`B->ulQx;q6x*%XxJwl^7*GX`P*sRW?Hv@$pv~HL~!Pb4+Ec zor%ZU$P0o{Q=@dHzp?B09ozZjSz)!hRd=@$Ec$HC2iPi%NqX3~1i}t`o(SdJ>9_A% zV?1ha_2q!=Qnf%b-bS_sG7 z#@IU+<*=?iN+q9;!mOu%5O(%)()EP;tZ6OIHZQstX3wPbXj&`7_|EE|0K4_WKa%_- z#y`Ri*xiHw88{>~77PIov5+&i6r>&0g=yf`|fkmaa&r|MuEnt65| z2c&$+(CPqVH%n-c_+Og=F;9g zB;t(~!uK-3d3i@Ttak&Vhxeq7^aG%NKsVAb@)rK;n;u@$EOJ~F_Rt*l{w^ra*0Edm zB96SoUOQsi-*i>Os_j7%izf;UwGNKDQJn5D(dBz-y82=p{kSGC)QHNv4AuA+Z(_F# z%>Op|8s9m#zj8fb83*2N*Es6SxDz764Tc+ycOBNuJPTYd3c;jr-1l3;(AXMOXJprl zjWL|Oq!XOxx8g?j=!OoRsL4&JDNW2|r|07`i%9hLjDi<#=dMfNEeY|{S`+&ZzZ1&ql>~dy(mJ#yO1|2Hh+g*ROUL=oL_p8nm&rQ=9bTv z)Jt~GUrfOw>YPg@ZNx+#4aGtp9qRnQ0K)$QEKCp((T{%Y@3e{=L;U0y4R!GW8>bR4N~`i1b}w6#|1Mmv%d zJQ#&d@%(|%j=3LfR}VNtq&dB9pAWrlUXaGF5L|O_kT%K;z~4jOo$Bej>1(w~@c|I_ z_UQO8qK(en1?!8W7{dU~UO|?UW)Tq@iByr5nHXg_gvu-o(QY1vkfey5fAFuQXJ~Tr z3lby!9kKqPXQo&x_GumKsn~%wvu0*u9#3!|9QAhoDYLjHVhptelbe(T$(X@k6fpwD zc&z)>c(B-!L^5~YVzRsed2NC2(CD1!gU;U8xicuk^c;uivykS@JnrG4x%}fL6l=eb z-Kl5lRa@}9W#mGSG{W2c7WET5%@eOOdvQlToCiGh8l{nD zDXVR6Ev?k_EaG?zQMb0DjbMY$=C_GhB=+p*0Pz~NCC_y6o3Ur5ZqZ$e?hpmZZ zIlR|2JD+U*+o*XDP5(kgveYa){+`$;4Y0dX6naGm)I8REy@jXTbhJm$h&3+M%}ym? zqdNHjZB#F3jayjJ{rOCOt4eYhRfx*KWQGXRs=*6l4#gaj!V7T4?rd;+`QvN)HxI3x68}f#y zK@zcQVHp?<(5d5>+D!N)An>IRiQ?wG?mz|5%`s)uWTFdCCkad)9ae zgbBy~$+K9LS&JZV0}=3!5_^G#$7toZ596%uYDA12$4Cg+)M`WB z73Q)b_elmpA@ogTY32raLP+?uS!S50-Bg#BhdIJ=13FbaI8a5{0VJSb=7Q-u!{fKw z&98d08?ILICgwLhdR8lz<#v6+4UN@SdF*2u{GSrM$-%IBF|@0$UkZpLb>CR)@Ulaw zH!(mnO}j;vxV3yCA0u^F=N~>nlNLnZvUNGVU&fbC`-^KztJdIt@3QS4Td%DrY?D05 zg_94REs4)eGd!SY+?OyoUbeWN4T%@k8^uZP59YCinT0i}-p7}Tj85C+ZamT_PVv(o zCoZ#@HF8{DqO50iGK7?CHIS+k-x%vc59utwmBWl4LGLy%I-lmmW}{suWbL0dsXXg5 zz9A1~?H*)FeabVwiSJ9=UI~eO+B3fS?@d}?OJYwR*_;HzKGdwgpbux9A3kV)XJq)m zy*g}u6pWs1evpnnpk&(=#gnsPBwli``L&l0K~i27F_KggonEva-+m}R*q57eB%Fq z`Tl>a_+7zydpXG4$kHb&UcWl54rt@$!*uj@v3CxNq{d&d*^ebODz9i~?eb`KdH~o> zCl=W)9qeZ*TqzsbH&5&9roTM(DBgq^YuL|ZvWw=ZyB9UDmR&EBD~M_-Kzgv)IQYDt zZi_xW-Cn?v0I>U>xGA^+AU%&$Eml+dc3dF1S4Va zcxwJMh>$09_Si-V6Yv)3{R3p~iv=qeptouV5ki+m<$%&=4m*4}%U!f@Qgb`CKoek+oofYS;W3$qA9oC>5X-Eg`g@0Yz0w&hp z5Bf}q$R1TBB~rZH`Qp4&jJ01gRTrJAx8&o>dYz=N)Aa+_F0^)cKAs; zLzxBsup<5c1Z9jm+4$$U)T$d@&@8T!+^y|VV9FDgp46i)@Y3gd1fxsz^~@g@CzIMS z@DTd{C2~JpC50(atI#ELkH6k&wyBE*{(~*D$DT8&3929|#weP8LRidosOMf|Rx8Ie z2k4u0@ycIMCfyG?d;6_Pz+q5auUSrW_LG}o8rRqQFk;|PM|gVI7ii+tBsv65t9SFu zSLDGQ>9+;;RxZ*4{DD=}+(QdA0OMzCcju1XsWutuX|1!kW73`&kVQ}C9wvGq*TK&Z zP_vrQ*)@mAsiu$lnDOZ`%?~Vw6CmE^*5~canY?)5V1Y`x>uOhY(upGu08jE9;g+gp zTGSxVqV;Wg@eYT!zl!-F>~$5o<}}*iojdaQj3?s&b#Vrcv>FVUSNAgYQOt{1yz><@ zLP+(YK>+H)OB!ETc$iSvwx8Iv68B!x9rR*Ra5D9BMbf=%-F4ep*Rbs?lTe$c;DJ-3`9W6F-IzIe zfB`uY1*tSjKjLZu)?aDi_TY2LdX9zN$+D;hjOg?U|DLix7$G)iDOJjViE6_vNAv0( zS?y>B4IF?*!8ww3gksMviw15}zqo+BapGncz0I#`XXTneAHK+g;kgjktkjcX_Hc8` zFwYE~gAWuV6+E59u0x9^IvRGW1q_Gg`k_*t#4Mf-Wt6X0)w-mSrl_eHc`KT*ovb?Q zzc!j$mY(ugEvzgB`%?48cAp&OTF%N()AtKH>^jZr#ugp?G*e(B@){dg;aFBp3|04Q zp0nkXiHy9~`5!1N0?rg)1?wvLtl=xmke1EYmD8nlG29yT5$32Gd>9pU<{w4;8fjGs z&FqbLqDezddYW7p^X1YJbHnUu^8C8^5U-4TuYPpwY0dS@Ud9R3^arF_KEs)a8_7;s z@=k>7cDUEuT=IBy4#Pc-lQ#{Ej8K?Kj&y6oP0ACNc2)^%=c=>i{J1(5M$LBp%F91+ zhul2#CF{*Nx@RkkWy5J+yg4HwmRsBMO`X2s)yO4f?OZovYs<={da7}--acExubYsD2{lkpsWcBB&3A>kMnI-eNbwXR>c{k;%{sTaP zrr~vcxx~syvdp`Tes2Yiy=QfOIV?p{_+})tKFRN7xHHJ%dg;l^ojUN@Kt>&X*Y5PU zn)91NLc-$LPWdbI3U#n-c1$jziSDHAx^+yi_$y_2_TrZp>7^TUe|F)0PIRn;r68lh zblAvDsqAV7zf~gs=_d-#1mMHhO3HEn#dr3l1%Ue#T*hW~j9-XHFMFwSK3whI$hXX& zMh!d4%i*8VQR2btr>Ad5y<#CJrE&x#!6zWRl`4rjs>|V59xyozklBAW1uVTN>0t#h zZ_d2!-sD~By3*fO)t_&_bRQxXR1maL4&tY#l_&Od%mUvhhfQc3vO27c?f@MewpBfB zGf_jcs^K;7_#KVj5q9|c32WwQ2PqFiUKoU^dvzK2LGMP))v)STF1S0{+uqIXE$YS( zX;znZ`uoeXbtcUFMs1^xp30KE3~QcN76n688j-5zOVdS%DaseMSe_p3I+g&*iT;^| zi6O?Srx4|lB0j$wr5t+9Ze;_PwnZE2HM0vu$uXG>`exUlRbEV-sX7+7^3kyoRX*0CXz(XBk8UeysbV;pe|>mk1Vv#13Y+#6@M?23(X zOBO2!q~giXyQ_GOTgeVjjL94U6~q9iBhJ^%*j!b$xIfq*kAD(ofquXCB_a!!B9^Cx z`W8KS(`%wF6|(o*HxeS3N_OhO{N`$Zd#Q{lSf(ZRlOW~gK_P)!VOgh|CBqX2Nf2{o zkSZNYM7AkInfBqyJK`*F9GA->fg$<>wWy5ByYS0z$HU@&755_$Xd)k}v)yzcSon%a z{>P1T|5ya&fF*>iWbY$Ie|4!Qta%mPcngI;;h6g{-%Q=3o&l^*YGS=k$%l~AgA z5=Q-+nloZQ8yyqagGP)qWZBGG8q2=cDRDX;n$CtRy>j5ZF-c&RO}%R|q`I{PO8o0% zR9%!84zg5x^Es%uW2}8OjXfe8$u6@K2CLV(*O)?s>lF#+8<Z3r_JYafYfAjI@-?7T?_?}-)Kqb6^7ADdK+0L`q4|CJtSJs4A zp0n5Ya|}RN2!vMjraFK*2C%CMesuxUmRD2ZT(3Ft4XE`Kuf_?%_sW_VD->1ZwWr%fF{&lEV!@vB$zxE%{ z^xq1E0wthU;z@WZ83`f5uZ5Fi&LUfmkdyr){6(2R)p`VEZc#y2lsfY3K#|c}&2a!5 zb+n7cEc*UF^7@vt_wGct2ec(JamQ{9+hc?p-F-DQ&-@4e5k0i?Z2R@rY3#d?O#_l- zQvSB+tba!KPDs+L84!w6sMQ*%YIKZE-2y#<2lJ5^F9R#=Qp(_=;E~eHdrXrOET9F% z?~bJ=Ubt%TUM~pKd!5~rke6}3plbL_XwvZpci_xOZgazWJ$R%~k4qcD`iZ^iJcE!P zrD+jZy0)X)C8z=f4E0US^pZiY2uRsxX+aliXly5a_YmpX)ZTok2P?m(zVtj(eifA& zMeK}G*0odk3&1WJnswrzyTnYcm)k9off)`80R7|t1^&xP$^G%beEe#pm4+i)LdxkH3-&Or$WGl71RCB18n zLA7v`Rzo>9pz0vbKNG5|-==b-#>smBg~7t8B^89i!Z?)&PWDaynL7uf@o{L_j2;6S z35SVJ*PWM`h%NhQDQFdGg8|q_^V|e_6AVlh#7n@I3&(Z%nQ~EIoBMP2JD1Lu6xsAr z<0JV#gdk&h!57~zSCJ#VT!<=NjABcHu#h=+SP%!)4DP={J=Sg!rWe3`lc!1MyX3#W z3G~_ndP7vED<>=WJ+XXvyeE=aX<5v@1((F71xh#bHrgi2Jt-P|6SnoOs>4U|cbE>j zQXcTMn$|tNCX#RJC6RzX z@REEA15z=IwR5Du;2!_LU+^jnu>G7yOrWnIRA1m+TzCAz72Bav*O^JL>nye>F)QvU zIkU}uz16>orJ`v6cD2kXe`u<^J6j8@n5p{d6XAE%^DE}mFf3XaD6(o`Nn(fVtnxnl zrmG2W|B2#s4D|`auV7i-5J102?l-Kc5@!EF-g#LOoH|(~wRXAsHfca|(x14+ zOtkbHG|4HKaK6|Y$8h-4Qk75W7zgFs!@YnqH5(lBAZnqOGCR*qt0;yrX7YF zCGAa+pw7)IHwy#&Fbu8}$Y$z=YK0r$kyyPt6&nrqqx z;BCf40vU*Q(enbuT!7{_J2^d|gNjF8gYLaMAF<0nKHg@$6F~xd>KY3=+USJcVKSo} z)1?Fr?uk@dHmj~oy*twKz4O|u?(V+ST^W7TTQ5RQVmjM(=YX1nuaLiqGux&J*wS4( zTTL0;gi0(l+PTq z!!pohZBIhq7o{#<`{q|2Dy^KIlV*esh`3<^0w}km{-QUF9--az) z?kmnS7XZw*8lC&dq*tIy+1X zB|CY2bgwWjcCugP0(IejgLna9T-)iX22gnZ(M)hylmL%+4{=)tENranW(44@rq5s3M-#?te6^ge z){=|-OCpB;83O!9_;!xpu|;8z!g1eFs-7O-MNoj8OPZ#poaDZ*2Dm2`mQ_rn+OA!e zh!sb4WnfT0W{ydZiNGsRtQubcAWgZSPrsPD3qn<<>d;{g{(_M;;$zgyk8JAAQdhut z|DsMn?j@olLqL%1QZUyxCQ&WIu;II@caCC%VwIoRAy8^H&N-C;`saa!M}3anH6^~rBED87z6J+4@Z@8r3cs)-C`a{4veqJ8qd)lYW-~ zSmw$Y5JGR#I|59^-$Nih+C5gDo+^KCjp~6c_E_!vn3<1Q?yvn#pJfkkfzG7?d=OM{w`F78hJ zm=(w&*mJ_s%5q`Z4)^iI*S=F87FoYm6SdEdO~(>eJK=Vs!CJp2Y|sqp$+LEl=h^dY zQyKOUAMujNG=uy@0F-mrfpxK=sW3cX8`egT5k zRu;^siLrhbC2`mee*Aae8U|OR$$M+_@}pmMYW<%IFjf(cDEAbJa9Re%uyG5+q}5SI zv-W+*9ZsTcR6+n=MrL|7R7R9{r80?b6h9>#$J) z#=yp2uk9kw^%61ugxVWdboD_bxCg9Kc0LD)h`DUi?*sQje>`F2wJx#PY59t_P){nK zfgqP_6vy{m{|!mJ6PZn_aTXg<9O0{O_5T!2X(HKJ4wL)PyLYvD1R*z@ix8QA6Dfrk zgw8L}A+r>uu#|)FsDNW93xJ={CH0k9*F|f6!PufwbPt1bF8gz0M6!59vPd`%*U=vY zh*IAv^1{{a6dHnswh-&MqboBp4X7%J9vke|f~XkRJz!Y{)5R;ZTiaaP!GB<*18&X+ z;zm+RBE!chWMwB$ zZd1o>u`hsmhYGx?O1FC6rWDvNR(Pk5xunM@u1zVVg@|Th`0FdHy0o+9GD8W#v#(WM z8b5`2<1D&%va?MpWQCe%jg)7Nmd8&f7CdZ-CRLA&qK7D!BpDO9m`@ z0za9ELpMJ978MiI1@=yn_?l4bK|g&D(|3qtprN`p75DQ*b7TJ+_FI(V+AXj38&cB~ z{|lXJ%{*`i2JqFPRD)2mBVM4)G0jP9s~lb$z)aj}!&XjA(;y({FK=4_=UfN(^b7m) zf@Kxo_YSA!1m#3asleIq;aRI!taV!Vy;e;XSbRJ*XAZ@R*MZ?HS4T&g!Wa3h)yFDmj0dyHvQRR=B4?xTiw6r$o3Xuikwx z4-}%i(ge{`MUhfmUzEn)5Yc{q64WO<>`PXb)fB^8=S2m%xd1zTq+S__NJUKCILc$`nO!TMf1Mt_*Wwym0M7Qxrc7L<8FvfZ))r1H7eI@# z5Y4+0WR&TJAlox#c4~j#8{T;aM{UC6T*BjaP)Ki3NPFnTypiG%Z6`Ald?tcoE%_nMKMCaESS)JXkyRk>WInr~0P#=&7P(rwM^T7^ z=nbP}`` z*k{181ZP|7e+RdN8|Xw z?~%yQ86@x5VBt052mmU`-3gdai+A_Br*-XD8^5R<{Ah&gJ`xG)6|Ff6>|d|VPynqJ zkgi}K%UTQ5LXPW$=pE3MT&`>2$SBjU*De)`3;te`{lU`5PZBhN8Un_P-^l00$me>< z=g`RK)VW~OJ;2sn1RBgMX#*3INkU}}U9;QCH=_se7t?>+G6yP_{YIwLNFRG3=x3A8 zrceA4)#Zz8nAxnU2>GY->|Eqh8O!*mb9@~aT=JQ4d_T89;6}K$hi?H-v?JjO30c}m z_UwIF>WR9}0iTC*IpUh=i1A0&qz+kLHA@2 z+HqX+E9;cN22(Ns1VjhFO>fgcC-928_z%eM%v%h<4_5dY^S6r1CbT6#(lu)Gp1di= zwHb+GKcR3dD&Dj`tlWCweDs zAb@B*?dc?Pgs1ozBrq#3JCq}rOK>+J)5UUVYiXHYQBfK)le~Am6u)y;H~U#~r2TcE z_M|Pvk>!qG`owK5_kk_hO}{Mt6_Yr@#f;l0H11?8s8|v5p$8&6rZw%`nmg-q9^n3bo|Hop1x4$Bg(l1^nJ2=^`Vy$`;1IPI$#g0ry`^J)(tK1{U)8v>Tg6Kpzm*2;7S#ZaIj_3BU?WsthR zF`04>zKrA!>kMPX5DvS7;1rNmi!cLw?p#!7XQd6fN-LagmDhAXpKAgBMrh~vAngyO zaQvDVr#mMfG<`ExkhnSq-EeBW0voqTPClm>AtY9gPIW`{GtEId5&uJ*vNEsl$e#=E zO@uEAK!#qgx84{_12gzoh0=+tLY7@vk8Cz52@zlYjl8TPX5{Sh5HeS6L0(@OD-Cu&#@XG^BxpW0`t`9Nom$^wewZwjV3Ivow`W&zf!S8o?e zWnxQJE|^>gQF!U?&X1+2N4@ekWU4B>s!Smn4ilsHI$SqlP-EAs>*S}Yp{6U2N*S~b zo(zcEUR3&+gWSnqEc@}^>%?XByVDL)DIk$CQAla9`#40oLwOa@$tqB=6WGM}ZWD8nARP6xM$l+`hqlujR8$b>W zF{pDsD(Ktlyn%4WLLdn0U*pO=+F2kC%$uGsn#YM$OZv+LPfl88cXMWRE!PBwaw$K+)hW0BU6^9r9`px<>{6(%xc15Hbxt+k4~Np4Zhr`RQAX91 zT3P=5-Pf4poRstW%_@;^Mn^fXwQ$iQOnJ&02ob3t_lhxqa)4EDxdE#YMJ}ZcS>;xw zICf`QUT~rF0)=-n%gM11w98wU@^#_L*D zI~PAKAQzT%a%X*gX~xtZxQ~mloCfozEtaFQbmN=LA2mbj)n1bkQ-y0-1_@hTVAE$| z(+qhz5K{D?g4@w)*rcbyRHhAboi2fJKtLHffSoQ!Dif(?A?%6QEm+U@D`?r7A*U;} zN^hL&3ca|s4&U>LzKPzcPF0+?WttO^&m26ba;)YzYmV%WqQbS_D{zS=Rp4=#KH0|M zHi8cd1l&*7c%^}zlu-Id5o<6M>TuQtx+o*VGLNQ)USgHWJqo^m%gK#l+ANU-pNhK} z?jI?|nkh|H!n}%fSh1uk0}GVE>6}o2sOtL6{Ma|@=RbCa(mTjgY3#@>3>r-yX-)Bp zEcy-`7C#SyPeiMQYz-)@NFIfdmoq$p5sYc?dt`sV)fdp9CNvae9$c1p?GOs0f+?+0 zes+%DBBdv>*eBB)*PWeaN3EnH#o*44qHnId$oQx+N2VZ&*VKw97L4xm3RaIPaswFI z$hORyRIe*a1XR$4UG*T){taQ1t3t{y<*bxu7jO^Sj!%Fr+$tHFHEq^UXywqGEstjC z$}sQJKfw{w@mZf1P2AbXjVrp8xa*OatC&$%JR)mD6)!_9xo-Flc}9{-D@ zJC6%wE!>ahwm`He51G8l`LahI;<&JclRpP{Ts2#I0Bof4LOmyf>t({)4r?kuG*`2> z4q_XZn_@?96uMn5Kil+>LejCP(v8Zi*=I<)0Uf_;imv2%Tf6a$Cp zwHGA{4e9(tX8;72MRQFC@=W89#Vh8n6i?%zl0gAeDVuZ0XUfM+dl?bZ*KrS%-ARnC z{~M=gj!C2^DEmg@9`G$L)V4BFOny}0ro>NE)()2i;{NazBa^65V@%4XPe?4?RLs3l zzHIO3VFd5RrYjM8&K5ivwmhyr&qDMbMNO#R;UCk>G7O4>>;n2+g)a(8IwD^PvgT7iskO=mdJh6 z!2N3i;r*piP;49AXKzE6BbWxt070m3aDaMh4W?OK3a8TH$AvH0BgqbL!!}igunL0XI*x8b@02o;qnMs9QEUZmP zS%9phEX+)-047#u767TT6seetwKeI#$CgM!{%eX^!GCoST|Aq~~@BlY&R{^XB(tqa8;H?Tor^~@z*nren25mY9t+I;FYL+01 z5Qr@)p@%Oh^1i;lwh}_5I{mAEf#QRgJYPO{$D#`PL)5#y-NB+Plk4 z2|fmm&{J8O8x}OIu5$tVe}o=E1F{!eDm$;@9incV({TRcRP4AgGuQkIm@T**vUd5K zFbbh2^(%j*E638^q= z!!5eFZ(Y_aab##h#bcjVEJRrch91Rg$xnX%t+HjGx$Zh4jjr9NAR0V3FAPM@bXFK> zgqriA_S28c`E@(C3PRn-aBz7YOadP4`#zKbZIoJio^%(!+bw)o$>(zB_uyZKtaZ>3 zC^UVqG#$y2fZw9 z(gs1>fK|vQXh(!y>_LW~|F_`AETBg2WjUmK=tWPY!D;KIeaXtxYnfp7o^lpB00SWy zr3h8fdS19UKbD%!!K{P7S1M&U@1VySP3x6V^qlGbdZfE&;##9I(NzJb4Xi}$hK)}Y zKTD-6h7K&(OTtTt$(uO-Z*c!vh&`|7W)PBm&oj5pzC z>5+xY3`FmRAGc}$`nrH_Kz&MIu!ifD6HLB-WWNX(UOJzv7V*gpu1jkOK3TO9d{A2i% zh#)sza>RJKUk>h=uwJU2-m$5SprVQXMz{{BLgS54+el9@44Zkn-OY0{%BbHo%d~_C zG{iv8q?OlO=>i~$;--lsy5v)y^|Jc}?ByF~P1>I1*=?hy!seV95w;d;ubVEQ$%mS7 z>Em=;)knVgLYZ9|5xE#-T#zSv4CnC26~Qvg`-t)%)-UgQBf;NNgz)C;?#gQ#&2$W~ zpGvLPahhxYE#WvFc}Y59{VOTY1MtH_UQT_Kx58bHH070$ZUOkAMPKwTGi`DP8;9fM zgxBY;%Y2s7!`dWyb`svwKI-@d4TI~Gj2^)#v=@XoVKUx>1Pi$G#EY9QPqd+xUSI!F zI?R*f5ABKm<;2#}jKjTicg(kY$abLOgf8)CZ@`KnRryyF`P5>!)1QgN!YB=;V$YJ( z1BJhaH1WINHoqfC{G=4)d`EY|Hp>l4O}uU|3VVsT3y6;w85borlYc!~? z#pIPyTNw(`4=nmuylcv;xB5tgBH1lOVWLbGta(3> z=7jOZPN<*Bp2iVX&VI@e_lT;Ty!6GvfG;5fc3Tty=3;p3lHdNy0=7{3$(z4b^SWfV z7bPDhW$SzYoc5IB5^znlXb@mK8IPF@@o z_=GN8SA{j1C18Wk_m<>^C4QGlqSwT_AnN9Av_yI)dCX-`Rx_t6r&eL4ObvJN?Kq#F zW;o3_Q(5n-q$Aq2o1RB2zDh;4F{1`7pFUAxQ6%CtUo0<&ZDWywft+5uSzXBWukIXS zxbbi54`dam6!le%x?jYr^_srt*iWWrEUPOB&LFvT0b7<~j*)eB8utoZ$@$C19rx}k zrRDv-M4M!6!|#va=191QuQ=|=-&vDS?p6>uaNtK1%mowD`BmS{C6kk+(lb0&|IYb~ zdbFJ-HTnEXGk>3t^g|Tu^*gfb^ZVkeINL{I!#eFEt2AqH!keL6>`>DsV4|L?y;xUG0m0Q=Yb2Q#B{;Itj|YbcV)+Nygr{qPezsHOcBZ0b{N= z#?3`x^>10b2?@Qw*VlJc_2dx_?jA`N$D5ItL-W8pvsz#8qxr5_s+jnBEBEccztMM@ zWM4qd`EA|WmZZ(xnw6+x=%R!L8Zj0XVXeN6oKnv#fWAD0s^XvOH@!MOOJe3yzFeAS zJjH0KJGZTmEuAVKXTJL{`q*Y&@(l5d*JOH0{FVw3e4g{!_n!5+-r`Lc}zrKB&z$TxryyEaKc1}n>r&?o*H|f)NlNt@$FhS z{dGc(9xa0A=~gFZKeR>keWAKa&Z_NFTXpZY$!C62Anr~?gP&$S^|^?6~; z>3u3>>D262P>v}x+12~+ThjB!6ro?!``!no@B2RN`Cff6U-5eNkTlSdhxcCkdUx#h zQhI;sr$5^fCVR5&5Xo{}R6Dl!^_EGDE28S`NVYq^z#G{!w?RuccHC2JdJ6cdo%T#} zHI#Msl=1%VbVsY4^13P*X4Ae(Y{gP=U9TwT>9mIA%IbI-Fi;4AuzV+PPJS^wt@4@|{es`KaC7$oY z)1z~3ed~^11q%gie1r-$D`cqwF#{Z!FB>V|(ej_uruuD0O+5v^NLGlbI!okMQ5@c( zt!ZwEN_=Zdmq#6+5FxVYj)vu2VH?bV^QI`)+xeQ#rGdF`#!->~`XWm~6u z;Ogj`}+CH+f7Vg$?7GvsZT@5@#J@1>DX|GBAOwp` zAk1==;yE`Fcot-gv>lgKJhoseUT6lioI{W*VtPw%4rO$jnH|;@#wzlGnyo#2`zB@d znq4V$V;O|wY`0XlLLT?l5%n&VGgEXM$8Bbbf|1gHZn2Bd7*}~c>}#iEH3iMnCG+a2 zx_d-yQ@!`LUOHboh`CqY>Ums#qE2PxzY>`d4b5(;Q+3({`<x>8 zzT;ZbefVJdWdYkMqu|xjlSGtiFMVCP4vMD%MHXzGf=d!kkRc>Wi8VKSG5L^~bC?sZ zJ45B{%#*}eR++PPIJHLJV~o+0lnQ6;tlI60A}@17oRUt6zX6)%79;q&%HB>1O{wou zNJ9;j2g{rhFY^L(Pnxav6T?UP8?4tXbMLv(WJ0K2!SXROa^NU1qCCNsr}NLGBUXUy zgU*4~IARo+@#2cNcsAKUMEBnuhS&*Sf36|%z^{3*@FTa8K&>Bm#_uQ7Z+!`wcW_+# ziw1o2{3wWn#x}^W>s^ynUlpBq$~xy|p?g?#S|m|I3^6YanWM<~Awm>;L))1n4zk4w zLKTx`+nlvi#@d}D4!&soQY#yz)yC}eM}y8X$e$PiVOXPtYgTwkj5eTCd1If0g=o=X~y`pVoMBX^fb~D62oC7lpLJdhlpp zIeBcmF0h|b;0|@q6kueuSubF`9ab}KHweE*k{8vt1*^|ZM}aQp!O+UJzx<<4AgSt_ zYkpfF%OgD3$2Qiv(x63EfIVSF=x)jK@J{#%-NfQdu?EFcb+aM zCNZDHs#~2V31AR5ZfZvtr?VwcAz4$ui1`>Iqq`Kv8NSALl6KTn=tF>*LDno_u8U`o zZ!d6H6=GpeQz=68Aj6c!oU+M>Zlo?C@*|YY^--8+*6e#yA3wHxHpbt{Ero;c$&>8L zIh|iB>e5+jTC14@Y3LMtg)Wa|)#e}l@Ey6wWcCZ&PJNzN74DO}LjaghHdQ%{-|7o# z_sL@@z9f~C1w&>D3OTFBZy87r4Fz#8m&g|9!Nz`ZxyfeFiAF}Jnw|RoA?AilRS<{O z#W;F+OmtWH)zB;77WCw7((TP)h@L57``0FRdTf;;Zgq5nY-o&-@q^g;AawpA_CJVp z#<*623hCq*Y7gD+KtVDOKRujl|LmAMni+DhG&hw+eqvp|ukuLppUQ$7GuIXG!0nOPOyTRGM|cSd^2 z*oO_)RZd0@WeH)S3Z=d~fS-*G$ahXm>^w7z1ZsTwtlahJ|xjv+P$CMT+tJrN6P*fB; zl$D97OSfANYD{}(5!K7lvSL_^$@Ht3f0=x9CFrh+sY>1V9bT&mOEMT0aDrZCu=3h3 zF+}g=ei2n7{Wh8vXr@3Hy;Jx_agzC43||OwpoTGAB-WTs3LU7c3KlE*huit!?kqpJ z-~VuWn3P|%TYs1E{SYbPgXHP?Hmq6wgW-(Iy;)* zv+V)$=_qVU&mp=0j0oqRl=)}GG{*y8gN)oqQ)h1NzOe9x%uBNIx)cM~<)<9#5{Dvs zRI_Lj>Jm8``smqNI(>_mL0-|7q7d0LV??L9gw<(uCbWnoGyY(6Q0=;*>&gOU{%!O{ znvbF#%asn=f=8))NbhN=<0b#aR;)uAqCC2@0#Q7O&X;dQ>oY#S7+}j3BFmVT6fXUl#T}_In!a z9V0_Ut(on?*rs%X;vdl`)Gwx!pXz7>jT&JPlNM>j8O59uOn_ogbSdB|18EQjSE>Or zHC8ObA<-C6tYPxw636^U6JPZYwWR>ez#9WDz4rG|wQRUAn%onhq@DQg7{;&J@mg0u zgF|IqJ1#3(uF?PqImW*uiHffy`?simL|P}ZAZoR5E*)?@X(2v^wda1%%A*OAO;p6} zrW&DvH;gyM46YnvjSyNi!4v&zT^*H+3KYv5#PMMOW_Bf0K7~{copBJ`{0HG5?*A+U z_Yurw8}WRL;}b0HH`TCicTw$gOD9_nT60yutAqc@@)-{7y2Z&UOI!$D04u)c+N!-yHKX zx1z5ffLkN-q1q2`%lnsG{bvLJfg~XBxD?fQ=y=Pmus>vaN_+yhV+Zo*R+vwk{bSAl z#;N{;1fHU~64j3cn=ymJ|55ETSp2{7TkudKJk}sdgFPA*fnIH zGSDYmU+?`vNnaS(2esk63i|gP3bI^!wenPE*#76o>(YqJ7`U^&zYfI6?xF#9-zO%P zPCC!8JB~Y$N!lT)lJq&IH@>0F{JsGij8|RPzUDcUs;9~4mf4ATo&4pbu7B2fjk&EkDIWHCkL|D(-VW|a*Sxa_M|Hrkx78+5c7zmD zuc!toVtv)FFsnBPobE}x<$7&5cRyk2M26|h;4NtqmCt5rmL!B|bJK0p1cvJ>1<=33 z)~i6jIlxu6geUaa%^;f(^_)Z6!JLvSj*Bd(IXqZgA6swHHfY;&gpB2#!V=z(;J&lo z;Z=LC-Ho%VAKd87 z_dwsZ#B%a%Xq6vf$xbfOYs2}*dx4h-0foHk1mZ0l=tlS2**oM410qBo(U zZrMZM<(%!#G1-#^S~ZulQSM37wua3TSBG^K>BmMI=^%$}aX9+#j z>Lpbv>Ba4BQtGgAC&!(3r8chad&D+A2OGR$5Kf4`Q4rppb7%|xU>xXD>2)ASF89{x zSg~gDL@HM$TX=_{<_G+)lsr1+go#~>+$kH3grj%X+TCb`6<`j(`;*|`VH6V1kT~Gy z(j|1|#OTj^qEkA74;--QKGIDu(kT04wN+aCR=uv-%J-)?(@AM_TbvtQ3QcSK8$nV6 z9~rJM2nQJhq_8zV=*=&Y7xowkaVb?jg-yCy;eKDzubCk+-GE0>f{x4_%O17|Sm*(R6fXqrRAg^@&NZ@w+suhO)pe?2Xy4n)EW>uha-u`Ob@G;qPE;sIjQ{(f4!@6s2I^ zQ0gJ;rStEJ-<@Iw_O>Hlzw|AKdq8i=H#Yvv)g8mQhVRa@ts;CE(aGvX@GuAIA%%wu z)@tG8TM5Wv?T{pBw;}M~dI%&h&K{0mW&&&d^?9t%2?mby79W?XFS&9sjWX$plahQ=Z1~9eXts6+>NIZK#x4f~%ErA@ z*sZrQ99kiXMkdS*76yB9YLv6iA)j$I=tdrCYgyxNp8uR$t&86KSEwE{wxWxlRt%u% z0Vduw<;{x!+{{gQX4=G3cyQI|TsbCIBgA^7*$mu*FxCqfGj9tU4y4!c#@4IlPMJ;x zG00w}D`u{J1!j+v&D`4zEgrf5rnK8-L?8Ga6^|tF^0&JUqgleE>0OUelGaNbozpOML1`i3|7UY9{4 znrY|It8d72MN)gc^7Ea5rvvK|W$6)ZSHOC|f%F}XMp6M?6~Vq$`@}K**O{UjBS*y8AxYf8v#e?+ ziF!J+Q9mnVWE=`fTFU2<$B2t0)^_?k69Og|-uRfwGtsvaPS>4DmbVwPu37y;{f(eI zJ?KJt$gCRspYI$FywHz!o1+ec&kq@{naXDU2#EkS2SnD1JHPR9cSNQQg+Ar=sIzznbn-|l#sLGF*ix_s#=|>b_!tUyKh`U(Q2M@^1 zsw>6LR~tyV{gI|i-7oG}lyd##F7Q0g?Suc7D;W0N8zTWp8rX$UBgIS(6|!A! zXb&6|n?p&BI8>X?KKh6+(&!hv(yQJdlRSHFHf4r(3;`X+n!){gvK&b8>qJ2VquW>xIx-^+d&tOrs}|gU@!5&U-@a zXO!C(lG$~ZPx0hPFp@2=(bsdZ6#DpY|1Mc9du-9qd8;90SWPIDK*Er)^yOPC_`4z9 zP5s`-EQh}+t-b_i<(4mW<2rDL;+fF^JFt%Nq+b+4(tr*(68?8ptnEI!*L}b5Z4X9^ zDQ`_`NNF%TZlz!Srk)*5)|+7*IbWE%FOxQX@Wu(N?DV0y3^Hh0{9oC`NErPdpVJ#` z(E7PAbF%VuDsR3pDqN+;c*xw)>1}{{CywIr(yuY?K2^~MK5G$?h-4{5nr*swWEAPF z?;b$itbAlDW5XR{6Q~glG4zyTibG0}wEpta$ZEnQ^ca z9cMECv+Apt7S@5d{1zG?f1q7`JWuP)T3T?=1Dz@3Xmeu(Yr&<)i!MpUc@8AS=X@%#3!j??Ij#oe-EbnV#_}cbb zZ1?_=ey$340u5id>7q|1qH7NCmnKe4p{*Lq`z&i9g{gk?n!UQvPNO$_h%k~&oG&a6 zrzQuE+}Rv74%MSd1>?gZX42<_r=ym*tCwP#UV`60s^)YUlyP*{OhU+fKYNOf+yWRU zYJ`wB1<*+ThTYh9})PaHi$QhnD5dhC#1=Gr))^!wBCKK2yH*gEW1kxx3cwIe_3a_*=!5Vf}n`0 zr1)0NqUUJM0m%han=*E1uJfn6S}mDiryG0H$y3EYaMoUPEzq`f{Z`YaXXBdPJ8{Ju zeu8IniX?9k6>6KoG9^mbW?8agrP2ZhmGCla|3;Zj&CsgRI%iLt(;`o2A=#newok%r z(*72?+{(CJe2c$kYh12vH+BmnRiIWdlWygvUDmX0-Jo7Efi{p&aEqvu=jG$WvC`x) z1NOouJ^B<%pQRAg<<}h0gk;seaID+t<}opR`wZevtS@>q2{bk^R1g7W2mV!;ZqqZh ztylhbo9$6F8yp~Ys`N+k{EOPSGoT}^EiufC+1%OqXMPxzw^oLhnX5thx+R<8omvGO z2kfWQCf7XeZL@^TUX%kOG`efAk7|fSwe&CtbgEpSf^99xs!pj+%W8fkL#a(SIJB0o z&XZ^zV*_4WM2OB33QVQN%)F3kH9qH=U|YdG`DbDtR;tdiu1ml4mdZ1a$n#{(-8gtV zoM6r~F`9lmmv^CbfxFDJgmseP9@L`CmZMkJL;a^r?~nS_<>-u1RQu^4oJ8)^V8^;v z3ttCU86V`Hv|pJKjm7NC;DBNJQKaLft?UAP`i*ZrEK`T71C+th&47?oZOwiTM7wlD zs9z9}-Jfe=m!ayGJd0-O8ipwmS6nODwP_oc!61~^b&8Bk8h>4DgybxF>`%uWD;b_8 z>&HOpf+oinCE9z-Q>mt9x}-_|48ChJqr1YT;DWx)@G#AwHY)C>S$uz0?izDx96sgK zI_+Dzy8UEHk|sn>!XkucwSM?__xrZ~onP9hLiff-jal`Ir!)otiVqj<`qRQ})1Y0l zKzGmzDqF!bclo=_@OeP3Q0tduXi-H9DB46TItHFGqdEt)?k zTM9Qasy+K+&xoTak#Ik**iOCjhMdhp5S@znRe4ht%Xi#bgD}q88(6Xd$GJDBMU3U|^jQeYF<0A1aVt3EGnV>*+EYc( zyA^e+8_9Nb^{iPA2iK@0JB;^J@gkZgNt^Jz$fFKlcd^G5$t)`HMzQZ2o18{H{P=pY3tLQ3;PxAWEG1t-M^(TCkb0ci~_{j6U zlW&X;P^`SVXq18V41|7YcG+@`iAX6g-*Q%b-J9m4QAsjs#t=Hp-DcYBo9i2jJnrFa zF6Oo)fjLc7nW#6Jqb(=dIm%rY(ygA>mD~Px4;$Beh_0SA2Xf%8ndcL)d*usty&hVV zJ8{F-cG)uKsTet})_ODQ>#_F&mDThMduFO3ekqFF!BfXs2;polb#b`AZfq{Sa^|*; z+om2t7cQ;eC~K$f2_81caM>6-egTf0#?4W`IE3?e<8ZMCQ=qM_w>5rW|_x+gqDV+vsf_yE6)5F1LV!53&^SEmKyd`l$ zfNyr6VZ-MZ#@Cu!(mTmT(aCUxaX;j$_J|nui9Ua2hKZ?M?*5CwT5Ngb%uMqDbXJ!6 zunAuWx+Ng8obW-WH_A*+H(I~B@h$Q=kF&Y1SQ|li+x@T0p^q=a)2sWY#pAS~Id9GK zz?ze7oL96e&iyFXy14iN$iXwD0va?2u(j@AbJ{+tK0+7Ap+4969ck60HA^IIBS7q| z8Og7Okm*n#O)%r&VwGd&$9s;0F%nbY?qhv`zR-}^!7EcnIk={H23A{>7tU(hei=Pl zdA~W?#>#xXeXcT`Xhjk)C!rU(K7+&2kK@*pzM9uOPTg{$4( z*Wf~!p?cpod8b*m>5yX+7Kx$u{6_n$NcCQKe?QRN?l82}RgZz^)WhViv<|Db@Qrn^JN5lNL z?e@E$G2d(dRmQdO;o1|$)5X(s^ZSie2gMV`bMwyg`{x%}UAyP`gn+8^c^|5fGpA2k z4u?P9D)o*y8FgC5psjm6om#RmE3>}%puhVb$G?0lY1e<0yeWST^mV3RWRiT()AiGD z&{ulC_Ds1Cj;YvLx zNcwi%zAjUTug{(T>U@G-2$0aH(IL{%He|7Q`~r1u9GC2N{DURS1$)9QXj;>y>m0wC zH}IIPRQj!T@Tv6aTPxR{XX|6a6XOL5R-){d$**d`*#0X8JLOrl07x~@UKrG)+YIg) z|H2Vp;?>eKLwr)j^M%YM15z1})TI2@-;cFi0ey(CivUo`9O4~U^u%;Ne3qsK%` zD8A2qHB#I$CgddFMFgvMA%S5u)X)+d7%^}^^XU{uUC?iRRoh6Hh-PDWsI5|?;KF37 zG@V39KmWm5hhdvTn02GO`C)=lo|;vNAzf>R3OexV=`T<|fn&wOxG0S)r`0z)U{MgP zx_*J%N6Hy)j4(!z>C`>h@-4iY|A_FL$G*e?lx^yU~Q^zV16leVGY^ zY^0P5+0E$Zmac{HS-oC`)LR(m-H}D2n!`)r>W0VRa=|5SZ&UT0ld<+{)k)98<>E_a?bT_Dcj)>{pMI@v)3rdG!g`xBeP8;xQCrcq zt>R>l=9xf$37~N2tG~oK%zs3;5>dV4WBPFqrM@PVsoTRaqtH^3k10-`%zbj&G|wRU z!B_5>&dvSjHNLRU{4;jn-lex6{sdRLe~Ak}^%7v9eTuvIac?2^?9=|3&a|+=_sXwU zi4_92<1Ydde`ex^_D%{bB3&x1SdbtF6VtS=zD?=;!g&J|7khn0n6oKC^YR@u`uaGwc>FTz+P5T6p@*7pKRU_BEuCFE1DOvmo9`I? zx-7%SJlw&Al><+B#GmG3WWIMg#P|K?$>q0=2frNM9>4r{u&$Q*jO=ihjl&y7HFKIH zQ%pV%C;D09tOa^_5HGcYpeca;hXF?~>mG_yZ@h^H#Fx^w&tfW@a=02xs_lh;#!132 z&7X8xr_$cNymh7|A&qLV50vg6!7m~}b@3OnHe!@p4n~h9?#CKYQ)S&Mzdd1p2_?KH z(g;bsFuc?$$xmt3e`&~n@!XVzUd?C_TfUNG$6B+@A^BV>+!t#Q%eisl1*F}V2_KnE zUrW@7K8=duUYDYa5^KuF+oY~0?tHnF#Y4_qU)UL-j3V(AZwtrq45%JZ{5HwH79mPE zP^J>{?%bEGJ~VV8B|cmFlt+9RO-&+g8#zNH*T2Cu#OoNe5U<|z4^B#}zKZ|gY0hXR zKEG?}g+wMEXU3Vy)s+1P9@047Q%vBxTk57sbToBEe|(~rD(YQ@`5eh zE>0;e`7u;B{&m*kNBm`jsf?H)1z8irn(F3Om>a9FY&=6^>7gYlA#_HR{>0B!bi*h8j*@iTm8|mO3)UkO5`Gag~~ksV_E-C z{cWdD7bNxi^ST!TwWFI_gOj1x##|%;f@PM!Wy^9%wxc{}Z@gz6?)bz&&;AtWuWx^D z&SfsP0BrZNh%PN7Z9dPLy3KJbdoKm1x8)*!7L>KM_*z;B3}vB-Kq2WgIob}hmV&nF zkm^BN(+o0o<)T5=8Cpjd=Lj9>50>YH9iw%;-IkVaI9mm>0eD?YXv9{2S69U{0QM%8 z_LPjYVYRX7)r+x1#d(u3)<;ItrE?$tl2z}t&@Cg-dEsC)R?7iuq`f{;dUx3BnW5i= zA~-{^)jUT|GmMP^kn0`QY)&qAXa#g_XLPNrcWbqrEvxHJQ<>|T1$$|rM0IS?@anFt z?G5!s8rn7m$Z%=Rnq)UKr@wI59N%4_Bpd8%^5wkebb_o8LOwQgX zAvC8t7ybeuu9NJ5%7+diO=btV3A` z!RXG4k>+B~P-LP)Ii+BY*BTmQBv}+hBNddwB@dk*&~I`As;wDjdGosC$Lpb~qxz^9 zE3c@`lw^Ruw(@L&8Bn;A#vU1F*HV)wWPnBGPts?PMJX&^+y*G2Z!Lvl5yHxSL$Nk3 z{UKD5c~#0mk>793lg#&bd+UdCh+JfXXS?g>l*rxf;)K55o|!B_NN{4^YNULl8@S^zLMCXshmxu@A0)rn6)yCmjS=iS+TsnTsWMT(mG47lw>euD0L8qL1TQfyw4_38mc&#eajk-W<;Y|S*(v~g zA3#}I=0|sDSryW6``=f^Q-^qsbG@^bf9*a^WCC}ZM-W|`@J=*Am2?n1fsFjB>5J@b zP7BTsBfAH-VmUVP7%lzAfg?3zA|FZmT@5cvg_6JnRn0I^H7Xwmf+7!sBCJS}CLb&J zIC4rRVH-r1uO~%4pm}M~Q&S~0&194jvkj~#W+X{ zh|y#Ovtmba?MXh11R}FzGrH3jyo62=Ha70d5T02nf(&q}RQPEYwl7}Oo35?E#5{BE zk9QJ0#mcUV0%^($c()b&9#uNnscD#vz44PrO~Gb~`9Wjk@d zQj3T5ixr`h?RtQCCpZH6h7j*eK74J|04KQ%n9{|_7ML(AXm~ zNEyk;tDyyGz*aha#X!+~qxHG0o;p138xad(WH{^XzJqRY?MHgufFysRr16`CyIq+o z{;nR1^9hT6w~lK*tG81J6f6KvEXi3n2zt^7k!_g6JOcoWX=4U<9D!{kh<7-k%8t)b z_rXNu+G1{8=bJgY4t_WJ7?XL58NWZte}>`3Xg#F>fbOB9+=MiPXLdi|vO>7qC)%x{}1JS_@((I_R4|B0b$zVb*zz4GOLE2IDZBooJjB_ArsR>lM@$o#H z!SIkUi*+xeOl5vXO~VryX@n@g_J=S3f&#{I1IwQh;t{WLb5|E|vNt1T6+s+Qyk~&o zQ?789J^RFeG~?A2;+2}hJo9PSd6pX5)hW(t%u0h5{7ecL_eTx>313}^ccOsBq)`KX z7#OLA#?RSgskzt{AYvrP$R7MFBv;h@W3a@!cJ_6ekn65CZ&dHgRpHN^;qAk)!rEjTUX5@kB z0-b!8Q~}0y#j^KgVl4U9jzBG9BjZZ0lQ<^CK^Tv}k0_IHiG`J)j}3^?fMfBquyVR( zwARB7QHJ1~es};<#GugDAAeEK`u>w~^I!ePR#Pb!cjKZTKp?y zFvZ2i>$FC^7+s~sHsxSeIBnhT$vD3HWAZFtNA^fZ(v3(XAhek#<(=jP+78iIqt!cp z4`#elB>tU}g9A0wI7U8!yWZk(K7BPT!+|Tseo;3l9zJg%Js7{wUIUPRR=+#j*HfW> z45ef+>b!pRzf=aDX)XhSRd_2#g<^$8mtB4r7#!kiITx^lJtXjHp@m|#+k*D)Jl`Hm zre-IR>!>XU%30`#_^mkk2iu`AhluXv$Y)!k6wZM{ZLl;@X}+srOQ$TOFp6eH@;ii- z%1$F4u=GnN@2EYai32kYV+I>6fv<4Pzty5MFy33xjs&b@6O`y{^p`7xVu<`qVOmxY zU1RW~1n?7Am0yOH*re20fDl-Fgs9{ed1y5l)}TH2l}tF?Kv{FxFe7TwA24e%r{_3j z*u2^r8IYL5vIn8+n^cDZouW%Z1T-k&0T!#o2)IeaS-|MDWY>=Bb4L6gCx36$pDk6N z9ITC25On~J@Ffm!vYU8)Zgv~2A?GtlDzR>H0ulO<_9i<-zl97@8;kp`D!+E-wn_P? zffaf{WDOAg*t1o)%AYSz><+`m%F*Bb+vX%1Y{ZIB#flZP$yx-j1EuqtkeZQ5BE_1r zyOFbVo0T!Rh{t3wxX^lJ;+p_4g+tyTM426+1xy-ipez*j5^UEp$G z%}=LQ2&$*cRZM-G01EL@i?M*05`fm$>L;#&e;|xsy2q~>T0*ME>`fd)`ze_f%tjaa z7ZB%xfi9y4HU18=kTZ)pms>&LINHiK%*7^(lWeQCKk=2Ru)6UCGl~zSW2pvk+S~%d;GBFdFLeW7?KJqp8wz zc!X7a1}iKONVax~u?OA{euPPaJVh-6JIDwI_-_?e%}XFv*Y;Z(mSI%tI>|At{B+USkI5kpULJ+XP?= z5APOOm}MJKKF&=!B(;WLP>ix5={;80(8!gQPZ2&Y)iL#d9I5mpRLg?33VFtoeV~~6 zBf#JjVmt&G_P*h#d$;;USscsYfNWRwsKxI|7g-RIgoUY+Z+-p2{F~-4?L?tYec0{B ze{klXQy0&dDk~|GWsguGBJI&-|DqTtTU3&K!nQz1y3Ycg_!>b&paJOC{vJr(IZ2^m>ph}dKE`CBN0_T+r z#ZFE|lBU%s#zJk3^q^H_>!3rnYWZHcd4nvrK%Zg6JG{<^*cH<}?ZSqM&-=Ein-i%H zFN6kE!Y9bWtNTa}`pnAbks&ATpLHCwe3syDvB+oD16Xk}{~ctT@lFUpm3FCJZ`hS4 zEBt6bO=h{oik-j;OrO8~hJ{&+y@)UeX|eg4A_9`sx9UKZ94TGvHZaf31}s)Rsh%V( zV!pGuk1WQ!HvNM!1mt!x;+C&3;qLkK3rOy=zjn;~z44egQ!0@jQKA%>IE31eX>Jv- zY1W52)#FBGq6YkekHNr=2L=o~_P94cumVYq;$>F(8Ypl3zQ6~D=5x}|1gJ8CH?#)o z_2vQb3){%p2fL7W{KZ|ymK8Xc7_=k3?8%7ySFX@egHW)EV+li30zs4l0a$?=H%E?5 zD8nSEIScLRO{_Q`tWboTLu?S_`4PwU9DbwKz~bc)TL*cDr5K^G8{OHH&yq(e6n)6P z{0h)b0w?Q67)D;I(WrAk3kdeLXet(<3uJ8m`8He^`5Ws6E0QOKDzpJdx~>S5j`AKH z{~3^a7@qcv+|<1DICejjY@R?0rE$rMc5>>5Q@}0%^0vo|!K1ed=a5~HoqrrUoU`EIgTqTd(mt24 z@r?V34X#pVKo)qIvj+amadTEZcWv8(RH_`Hg78A}`AU&ygA2%33dEV%1ls`IE70#X z;{@XbAm5ST$U%wtH^PE=tHA=+FwbxX=^Hx?17NL^b<8z)HK97~%Ymqy79^T8mJC8g zn9la2%QE9U_arUv9RXz4GorORCj>oD6Db$3S}E&*41U9)r(b0Ot%i1>{mI=M^XV2^ z0jO_*XAkrSwPyC^-4Bm32_0JnK9VTxa zavZD|MB4X3u{?1@$vk$H|6VX81Y~je>w@Al%#4;rwfEp|MRa_}GIieTwR&mvV}YT1 z-d#5_b79X>+)ZivQc`37K61YYe7BbB;&AA*>-CXhMuc8veQkYBPCDJ-5U_Laf=#e9 zlDm^gPoZ8iuH{XnOm`fA{oF(CH#E~ZiXmN>^3Lw=`1j+5ZRs(tk^i!#l}Umj#Wlg} zi^z{sd;M~m;&jS;%R4as4!IXc-9f#wHyiq(?ZDiz4D0e!*nPxhQIpwXT+%zAKfEY9 zzBN71JpL%}Aa{63zCyZrzKZH`Zt~vw;K6`1GrYAFSI%MsE{l@y8t3afh{tb^d$fa6 zXy2;tii@G6c&}%9#K8}MoT(2>FPC#@NOPLaZzTXnlu|=-*4xE8oY?&0?Y;7Yzn>rU zF0Fs9NAozxd;Qjw`r@qD{HBvSd7OJCNuT<^;KVDYsMV;WG47$~t5TM3`Z z6F!+lJ(i^67uS&?@x|kX<)k9Of)oPy^vFv2{S2GhFM_dNjF2=_B=}yoV3}ILm0SWG zfAv6eVVQ&eN|ipMTo_N>Eo0TOu>c*}uRx#~1$m&OC`n?cdACjF$)ailCncpV$&;iA zwjkF;ffBlE=JwudKhj>|xjtUD)4>>NaAQv&z<67~fx{lwNya5dVzQXAuD8>ucb>qJ zpS~A&d#fkW79_@A#)zsp5fe9!J5yL+_|zl6Aq-d8gHOgSk6)gm6lr?QTouL*R3B;!)|(sVZA^Ji78diw)_ito#VId{*=LBHFb5X z+B);A>1Rj2eO>+P^=%#1Mcw$Kx;onOU7g(9P@Rz(<@sbsI_;Q-@3_JDSi=~0{9_OA z*^Y_O#!=%4DDf2{=t8lBdhcsGG*zP~o&l}mPNMZ9p5VuYuf7h4AgA<(SqZGS(UR_1 zaV>q<52$aaR={lCPBF=Si{XiJ3~AZ< z><;Y-EdhROR;omNJiF?<4bOf64g?~08yo;k5C`b5?q|MUp<_UM#c*Atl`)sF=Vl#P z{Sv0=ojP91aeZYQ8BBC3XT)1Ox(91Z5XYFPT)245L>{ob`p{=k91PM*XFF~t5=6#M z5-I9GGGudYbBNX9K@k;~ZZSH>%r{le`Q~b(1+z{9uNBf9C@m9TCbrRv_V4Op7@%jc z+R9|pm$Nst^3zzMb&&nwNw?WD|9Xe2k5n8Mw=EG zTs55o;>5z)yIvp|klMiz)xsW!aIumQT}}ILo=$I|$5X@FlCG00gI~ptOuyHm2*q%H zSnwX}!=k#(-w4t^{T+=vYfsN8^K?R!_xAKZC%(GiV>*W63!U;2SJgE<`RXrw4xqkS zKurrzgt?Yaql4|gAE92R!3hkP2B(KgTXENLTUFMu+?nkE^n)*dq`^8Naj>a`%u1V7 z*tDcKt6*NptMe;7G%=!Tws?(tCmo&l02Y9zRgKQK?3}U!1G>)JT~uJ80wXQ(b6y{n z#dT#Qi~1zt3@JII`Yl&#IAs3(_}9yjrZ{i4BMN1M3W~B?K7Q-tuVQYY94Rv(QUV7fW<+flO{v5y&bl~$66ZuLMzjn zFXj@c`uLQa=*0t~QrEFfSNgJef_k3dt9!S6sPVekicAmEcLCcSJAM*!D>|tGnDLT| zs|eKF0kDC6HotP+r4UeswG zv{LdmNqHjLMQ!()chQq#E+O;BYmQ+6Jgzl(sg+KchMQ0s!#0w1z2PNeemp=U^bE66 zH5;yF#3{462th@kWHWN_Jnw5WbeI+u5ei3aip#Kf-v1%1dG%ozN(%(oD$@y_Nu|Yg zRTJAeXwddknold970KCRPKUi6RaF`Tzhkpp!%oUH&-U&U^>-tru>>uMEMPDwQx*X8 zLxw(XHHE6a-zczohkyE{do=uy#TDIb=;D^caqT%}^Vaq`FZM+bD(p+~Z7R$8bN^F! zy-gG%Hn0%n!F_QF@65uAJ7>O0K7bqa&cq#u$_&2yx)G?E008OJ)AL=+PKGcqg1r*L zG#B3h11>)T;UEH6Ve9;mC>LSS-`gnPqRKQNYAyq5qY_RIks833GHh(e&$AJp;L?&5 zDNO)uiTI$qy@3b_4yypz%D~jBwFd~tKpi<*!zGoae-m6^R!8((xAi(D5OZf;O)TS$ z!dmda+$L&eb=$wCUtUPYlDe&gvFZlafo^MFJ?_jc)U<<3kShYgsLJDVz!vNLE?n3t zo|GR?D^~eGHvMuKx4=o%w6+vO6NYcBWJgT={EdiKSAr$;t5nwTQ*C9*RY&xFt9pT; L-<b9=VgKanWBpeA3csIf8j7j`zYyp!;T5`taY`Qp<&U2bb5xZ1c}h;u#xtM9nb;&$Ir zF)dcK7V`v`TyvD&eJ73|MdqE<)P!7I++EZ+j0iS<{1}FvzI^L)R>)C3`U#qnpUrX6 zcmo1Y)qFoBeZe)nSI!z{tQm8)%mhItAXb(I761nqAAmZ@_aTpj+e15)~q zI*dAe^TkkDbXaqI`W}9zP-Mno6VHn;^w|}QG6+YssYs0vwmqkC^cP9aO)E0~?pz45 zNeB|ONzQCZN%RIGB^~O2Y=Oq7F!o^<>ZvLnRAei>keC8Gl~MJBKt+VAk<`4c4tIxT z)@v#=g(>{lCMikM{y{r@I_Nt4f;pi@9Yo0ymBd~<}%B#pLLX>rET&PL;NkF z-ZjS;Yx7a~ZofnZ$+;3vwYVmP;-A}mLUp;V6iic3yr^E08OIxGhV1$SjCz<2ahMTt zU=X1~A^&^Lb5)qf*Nv*E&c858no+MJ%cZf~B5$%J8<12kspJN(F7)mbS{dHLPE_o5^I1GHM}{*85-2y5SUv06AJI{th8NX3Dw(6{nmwvA{rTW9&-UKl+OQQaZYEW5=O0vPvx+w&MaN-%8udjvNBQ`~iCNH?+{G_YUb% zDyfxyq<&a>$+s=NIa>+X;_Qm8VJ z=tv~B>~C3Rkr9$yN5$((t0d^>X;w-2eQ-l*rVZ>YY{YWi9?{R%DN_+{fonZc~)_L4GP;K{7b#BD+)ix4MHh+>+V_TC2JAdP&1Y#dMN@)nR@m?B)4Q|-PBRB z@R=iC-|46to#ZcuO`OPl2apxM(8x+C)ZH`=F(mj16T=T`rxT;H_fEOUe;3=ZJ!rss znSUb%RvIOS1?la+VgEis;P{Ke;u2nHo@r9ggN8=`4MkzmJm)JN*SGR z5;aHDqm|gSVmEG+uoNKL?~lWfKi(_QZbw4iC?xa4;f=TRR6X=YS%2P*BBZ`Fp|%Tr zYs#MDCvU39&fr&2Xh5K^awq5}l_cnH{9c(KoujGW1AN)>_DdSwPaq?5GtLP!om!L8 zp?Z~0eEHViX(!(QhLn-lv%C;XwP~BQ(f~WK=9f(^0$En8uQ5NC?$wKX^6y!>*7Pw! zORN30(Tp{z8I&7$&c_&czVSlHH_X7tGMsU0Gi|2d=)7K!epY7I)HJFqO3AH&SA6Y8 z`MuXmRxJ_)RrT(^=ws&`bG`{xgaAM8{(9JiN=(_b~P> z=jola5|0(#K0Ye?A|k&2C0Yko6%f~UejmCvT|{$F66fcXEMr}noJyqQtSKnlsltRk z@31tmw5C6}gy+eMF&(#~I2ji~#34xOH~&gM^Qa}<-Ko_(&U1T3nCgS&EI8d`R?IKx z%|YU+(W2Mjb9P|D+njdckAS7Lr(a^ole8p*_h8+z{E!Fa3}eOpj@7jY+r;GGs8P|- zWVhx)ZokG4m@{-A8&?*iaEb!aFI!dez(*CmWUiY}|6sBhrHVK_!)BOgT2Ug2-3U#cGQ9F(jIWOA4)VF$e247!h(^HjZ;=G^2E|6sNkq}5v8w5|B|Gho zl^~*NFq#Fo0%`jDQ)GYORqKxRY_q(!zk@Hx2sSiEdIOD_B4Qt8&NKSZ&M$TO5)~=N z*!s$2r|wvNT}NzH#(hS9kWcg4?QzUUl-oJC7G|{Avxjqz<3snh9$?Dke69832!NSc!Y%1I3Lf0O8WcB$j{Y+ugg(<>z(U42vE*wSS@*Nt2kWb%e2Xgo<^<;XE2cImK8xg?1CU2Z!>V zr$Cy%Sk02J`d#}5RpHW=0P3IEhlpcvr=nQRnJ=lA?-lyYnNOb7^CnaA)tkuwWIk6P zXtzn}e>~di@Po4{;)ds!1>1+;If7E^K3|!z>Im0y0 z(Op1wgicVTpY2i|m02aj2irRh9MibP;^474SNU<9J#$hfHJcFWt4mAUi6z>X zv#aOfqbb?92dhBN?`J8|x7Q(vMo46s@bB?^Z16A&T4<8gO}XByM;g)yn%DU_nim1F z>@hfyzF-NdK3HGz6U-rz9e99U!GwxN+k|Yi27X7oscT2xJF z>6qJMlnbaq<5<+rr4b7;7~rkN`l(A5wcWFkRevXzIU9vB7nM94#SX%@l4ep_L^V2J z;iJ4aVebdhR`9smYO0i*K&4^1ae!ixWNBS(w=)N-59jNQq)TFv zbSIV<5_vi4%a@luU@UlddxF^lT;t#p`2P6Xo4@F;v&8${pU4>5E|7%G7=&S%H}Mwt z7!ar&@9-9X4|0_W+Q6~DPI~o$1FE;#pE1J$CF9VPF40!DY&3ReSU`Ok4DE zgq7G_W)b zL&c-k$P7*LH+G5E$I8=fz^f)$9Ghols9ig{2OD${%jRWJkK4>346a<__&Wqn7Fm6d;B3&u8ao6o z^b52y75cjc&^a|E>Run)7OXuA$q7#OamFR5TfPv|BiOASS2!>-cmCKsT?wOKXni6+ zB=)lx!Dn!qGRo}3A0VTmoD$|&&vd{e{KWulfrr)M-`rjAKp)HNy^+{Q8QkSRwTAlk z43Wxd`tP}ufEX zB$XvC7AB)by`9XFrNgCyg`rh{evEI7EH%8dNxpQyZL&GD+TK1RY845}>E2czULKum zgmI^9HmfZ;P9E{KWbEHBQ(T+bKs=IrXpUWAys}NC2Ici_ZD)2lGl6%^`rQBe*Tqm; z4&%7Hy~bjjrTbacU>yiPrGO<5oKO}99nXov{PAkBh)|#5pJB4p(Hgk9lsX@rK=vtm z1btG2+FH+aheU^5#ydyOn$3gdd+QuK`&)6ZV1;+#eQDadD^WuCq{>(Cgss#4t)SQB zB!7q}E2BCx~XIx_kDL z4GW*90k&(qADw(bTe#^N*}7~VKd)LK_J%75i|+767z3QXM1Mbo8htcc<0xukNFkVO zKu?ht(5IJGg@6-KIS&lxHn>7{IIV1p=A|sP=;wWe=nPO!2*c1j)+D*AcQW*q?pYy! z_*zI#(xp2v(2}N0a-@;WB%Bc|-1b$GlADI`fvV-*J@2uj7ZGBHZR8m(Yj8k7D6T+| zNl4*-1Kj`!x285m${iZ4tpcK0Gug(*I8a9lyEnH#$)`u|SkrrJ1d5 zr&S}*(z+U9O_N&GLTcZ#W*db8?LuV8D~^+#yWjqD*mfQ`ogX$}ttN&`VZtS-A+3_K zeX=pQ)4xxAsLlW%Dd=%bv{JxWkR>H>90<_Hb)acX9?BYTTb!|O)22~#W+)1&)2`xP z%fV{X1Nztqs1Vzp{b5Z11>BARqGO`H4scvQcFu`HJwY=lgAIVf43>` z?u!jp)P)NVzURB?I4gPAE$UWr#%ajrH*%!WVN2)?(JcTyJGs@XQe^g0iQh+yb7Sr9 z?DMaNB-}YK*LlCGN?z6#iH*Q4viACzITWf_=<&04xY`dlCn&G2EljgNdgO=Fr!LN@ z*woQzRA3GbOE|aT@)J$|%mOaxQfSySE`%qc_tRS%4{=`aZl=+dNE zO&gnJkY6|iGH?kXL#15HICBiU1AI=n!r7Mw)&~|N%Fo2;)QxpVd{h~uN|rMn7~?Rb z+Dc1}WoZO6>3(K@CrJ^hQxmx>)7eRvvJ|gtYWvDyNl+8r5{+#WVqI0fA1bQt+m zYVKz>tAL0_SJgXWts=S!SDgIr zQLu|#G^TYEmJ6_Y9bR2x_-`t$S82IAO`1fOHKV*kYN@CKH$Et7?XaEg<6ocbn3Gor zn?}QvPYMT6WY|&AD&*lex1pRCy||bw=Dd1Eh)Q|Dlnsr#q|SKJUJ5JaFpyfVy4X-; zS0J}wKWjE5n!8d@HjE9BVL)bC(?;k$ylsIX*}-;E^bP19v>)mXD; zE!xQB_TmRRE-K0~FloeNTD2d4(HXk}sUzl8~j`b15-|kxp z^GHZP>Jx}Oqat{t)&FT{p_grtyB--oT^V)jF5vq6y}^WWg6N|BG;s~PYR=w3)^u&} zHQT}9WQ1xk^0z>_gBt%3xJBW0Y8b@bA#JBTItbqKaTyxSP{^Z<*=qI6sJVO^OJc%I z122|8+lNb#9V-9aVi1d7Tub#jP{W_Em>UtF20L|<$HYAibZ>O;_*TTq|Fj)A0s8>> z8x?QY5MPRMbt)TFQ)xzyu!Clio>wfsHKlQC?UW&ycbB3l>iN-LLiP&q>F*zyd(rwSFJB(V z1GP8Mt|~V_UWYcYGPUa664n8Og-*Rrx9!h#aR{dRPuzXXm zD3+0$Xs+v6qXrfR7SYu@m^@+R!(f(#qe1XcurGidkVnhYad|RwzvA5cBf(B-65Z|P zokazt_n>$gCzA!fsOl7H`}b9s64qTj;pA@6V2%b-7L^!&6TQH~PMbJ}z&)go3vR zOws}o1`a+SOG>Z#XF1EO__#0n8(bK`EyTfSD(u*>1C?Q?ooi0Q-B9pzClT(hqNITI zhtFBkE^WDA*L~7H;Jx3e5#v$z#@~O5==_zUX=^@euj}~QHUE}v>pFv7knkLQd*I$S zKJETW|8RfyLezEC#B_fpz2{v1a`lAW#U%BfxXV=jc3buET2bSl^!jkO)bf#8^Xl^^ zTkoI0#N_&(_^NXWjv_FSex+}Idph0PdZ${+b9nQ4l1_YhyKrWr|B~IP1Im=gHf@WTlzr(>>Cq0f=N$yYQQN&mAVuDed3g zv8R>MGK`>g)nuX@4OfDs^EDTRJ9BoZkBtX42ow0w^nuvPf!5zqt!3*?NCpnn#!MHM zSKtH>BP=m)3Xc>Juv%-v8GaL01G&)e`i=E4fOZspA!ju%W4k|`1pyc~6d23}Q_Wq^ zlv#iv^MhaUBZU~6b_tWnr%xnGx;oN}334|AV!`;bjD|tsKvk(=4r?(fa=pM3U936* zW@>EmuzvHM?h?7p?{(EHNF)uTlLjtgmhjD8k2p7KjN2W8U_=&@p{5km60i!+ED1LA z)oo+!rebVdNz8W)&FCm3)Ycj}tl(9k{`Vcf+G$b^%M>k?6S#}PM|G`M1F?d?C!)d0 z0uX1E@-zoS$svshCvW9KcfzhRW*vRp&O0WQrEP;He7mH zLtD+FWJ^77AM83GZt8=bVIm=ziAiz|7Mqe$!$tdssj2rwM~xQid-3$g+oEo-3uSn+ zFxt&6KYDl;xWYi)!Kc)WVCD`pb}6<}Ewr*h-9e$$jAzF8#q6QLmQ(2-VyyIw8A{># zv(SntH6BVbAi91=Xa!c;%`X4EpSpur>0UY64l&sm-wfsJSheIzP+&bxvM;xi8^ahO z@@F`5{s|~2k0v-eKgS9t0GQ6;kgWY$m&4!)D*teWbMt9_hp$OOLq(w?6_F`IAdHvt zhV9z6^-b1`T@0!;Bnbb>mB)uq^hI=wtE)+6OuPh`QBux6?GlT-NM)ziZf}U6fmxG*ROCn+NiKP{y60&4;QZv&1Um^eIk2TS< zjj!s-U(3kwQ_qPJn<%{081KS&6S5uBb1~`Ra@>OXtBQy*gbR`)ck+o`HCagCyW|f| zo)F{qo9W?6FF+d6;8JG+~1e`MQz%)Jya-fjg+a$6yn5!#gI3@ zMD6otG9|6!^OwrTn!YPYw;q`ap0-k>w&$YVkTp^v>e)3J%ijkH0=IAP^2)^Q-`AX0 zcSM6H7IlbqR?L}@FN>J2Y$vYd zw*dNqDP>#Ji&|75yf9VJ|Un0S96J8ohe z;<|!6n>jl^e^H~~2078S^}+G6f7uyX&s?4q{79@}&Vrwg!^~o6 z+%pgm0f`PJO9OLG_TzTz|1CJd!>Hd^ZM#AwrE)^?cNwDDc#pqw{qG{q|EDq~#0z8Z zbFIo`rhao$`B{fav0IX_8qu8orm5XYg`?jP_I2@yqpk~+swApSa|rv9h$wx#jXf{P zvPRv)X02H-X>DS7?^lWEnRiIN8QGl!`Z1q*;GB%y-|~|i;j|+4nyXYt)(t7|mzSuJ zn*v+_pq?FkiF4CwM}7?Bgk8>4H!5}~&Yrs=>dAD1k@HK3m*h>=WMTRc+@D(&<;2mE zzamKs`s(myu!tfX8bgT%@*=XV^UpYWxlk0oRXlo@T|aefx_)K_`n3IA3#y_opaT8Le@1Cv?cU|E2Fo=VM$K+QcXx7{5ov>STs zF+v<^3)o}XbK_O}i?C7}MID;Ht$-^49)fIdk2RUk3hj(L9iu}Bleqx?j0UirO=!z! zIEwT~OL4_cd+c&nb%;tg3D6;_xFYMt?03RCWRAzqeL`+=FO`nP2pw(Wu;JM9Quu{K z(?s#~fik3>6Mnh;CuCCNMoB=^H@%Dr9Smla6i+%smS8DP!4lBHLb96^Th4t(K4l=S^?Cv&91=Q`%7C%14Vxg_ZKCN0sak%&Ky64^42;g zX3Y=Jk7{TnhRYzMD_?lfa0G|@|B#{);Yfd&?y>EUlj(Oad}E`ihta6n7QeycNPX)Xn`jUgd&gYb@LvM&n>T>pVG@+ z9KbA>cLAjyOP{GZSfhLJQkrqygHkJ=<;it1$o5J~xzNL&&($n^f4#}@=vbEKbz@uuV`S1DGi$3^Xd;q)}}f^<&nI3Nq2 z-Kv*FS$Q-aAY@E()8|#1eUjVy@l4@o7l1z9$7vR+Wcdo73X8EleaV`974!5w4rY7pR z>|)TlDTiD(V(yppsfd;G%+@(}C#Jc9Kf37dp_G@HnXMYuyHn5#T!sxawH75kxjA26 zXbrE^Fd|>C!}n=+@d0K>r@i_`uzZRrZUTnc-%_|{7$L$Z)rib0Ay4`9`<8;&yc_!e z1ij@D=$*CmE}6r2EbjTi$J@hC?ZZrGy^QJ5iH5b7`yY8QBs@| zGR(h#@n1>_|Fen>-x+Sr1o>*9+yi^JCQE(KE zHW1z~Yeguz>-~yBw^UxWAjmz{wl&HMGM(nQP{bBb3ZIcQ?*RC`FR^_xaeU`94SoXm zBVod3gmJGqds^^Z&tLSmLm((0#>Iu|7XEZ{&TW*}cfu&KQ(6hC%+{|}f-1#P?x_Om zFhw=M?yhB^J;4Rwl`Hb^Z2?C)^Iwo2h<*WRH_I7HMcUns0z4oPW-2UsP!*U$;ah#a;|cU zlamUHpSKMFF$%%Wo)jh{LyiZ5tUvenNYx4pN&}=>-e@x-&$2#WO-!&K$%SrT-&R<+=$a3mqQdQ6}4^+C$;z=t9N zm??HtM4|j#3pUkp?V1O$jNny^{W+mXD))1D*W|CMoiK|a%UZVsek7<{((nx^r)oHN zpfM|OCJ+$g^RZ*iA8s@Y(r+?|H7mJ7D`i`gI_L{$Nl8Lt4~MWT#s2Iew_}2hP9ro} zi^@rF>;~R5CiXc8@Z*lectF&3IK07$u=!xB%)a7o^F%qU*EZuhbTx63T$OIq`_c5& z#iV6hLNQifR|6g4H09KqJZr~yl?kcm3M_yOhPJ}r;{0T03jpGvqUwBsUVYHP+OtQp z*lMVUTGo*@wi2(NV@PWArAM*_>l~DtuDcAVN-fHbGUCs~ELGYs;o zCFwDK5vu1!)Rps*EsODzs8Q=#<#*Ni+}|xbcnJ^6$8?KAyn^~zq*u&g7Xg(%>)YBr z-2OYGw@v*79uuG2p5!bVZW)=E^;Q{d#c{6$*w7^4Iujb%WX+oojWAg*u&Sgdmda?2 z->pWrPX@J-;@esIq#VRJ0!^z}1?A2&hKvKmB5trpqewj_e7v;$y1M*2q9aRC`{b<& zCm}^b>!dK|MvHMdN$b*qB!pF6`SuA)QL{~fo26FgsBly8LxNo{3g4cx3Z4T@Bm+Dj zQ+fNKa*F$wV(E`4IO&Bf{Ga0Lkr<{?24zy0d274MA}os?yUK|=EyG2t{ATV0Mf^&K z0u1vVjY zR8a1H0n4ghwM56ger2#P-aUzJz8u7(WzLOCN7e=Qu(Z{%tDS#+H9A?XIJ*rBCgxH+ z^9awOylNGXd%GagcUNooH?f-%3}z+#wD6w7IdAAzMHeibf?#%YxW>5rVJD5^9x;DsGKfr#KAr zbzZRqpptWFhWQBXvZO{ODyWj)v&z(ZI%ZpzP1dKx_7Ag_5T?WMn_a11pifwL*DrV$|g|{P>ZVUKz4AXnPCo7eQ|q zq6k_1wk` z(t|w{z5v0_!CAGEezD2TzRw$b>rxS6m)HrTD`J6|Z3{<=#O6d|o~{LL{*KFr7&l}A z0v$=1(>6GxJEPC37C&RqUw%fRn#Q1MkzeS`hFkvv-i*!-cJ`Vp8%lYttl#nD=V!Mz zHjM!9e7_ui$83*F`k*C#A^mzZ(j90xQI`k(#;=6?GRpKhMBs4ZdTu8fCI@xP#UF>7 z%+yx3{ItfqB?ER<^PzIEAU$r{-1XeCyWC3cUp0t_Kzv~@OS=tX?J99Y9Rpb0Cl%Ud zHGG8O4%;zzEhvbt;(h=X>Y-=6_}SywZm4LV&^QTly{-8 zL03h{b1v2?4Z}Q2;4JZn+g~7MYN@Ub@^o+t!rEsM|?Qf?3^(U_zUdacS%q0XUyMH~ewiEl!r5wQb>h z6sJZY>*7SijhPA|Xx^SDE)qJ_qKZ@zH-jp5isggfnL6{{=ld%xZop_HcJvRC z97QGtIZYV+B>6bVx{QK@BUf(yl4EeciTiqIe6AI)#S9KG)80s2Srz%ttK6ng|5I@HqU;C_V@50)}`q5arhg?i^I^=J!}6&ukg)}lb)q%V(5J% zPGmmjDJMRF>ex#XPqhgs_mzMo{Sx1cvQ|i^OOM&cWg4R?lXA#!^S!%CER=+?;aAUS z2gOCG>H_;}rR(Br1?7NgB6*<3wVnK8%2=-KNW(l|aO>`IK@O6ARD6ztvZAWl7rUI! zJz~Io2Kzt@PYi?nple^lQ+C4x;cI+-EQ%u`z$xHTq}tN33ta`M<^#|pC@j~=m6HEK zBuX`?R6p{~+q~@SUCZlsvn#t?^=ixQ(Ai{eAj8GQ(%ogbeX0Mw#!Isqr^D5SLv_{= z9^2n79fIZl27*ZnJyu~UH;kxUyO3O>KZ>r|{juF2o1!nZs6+I)*^vD{A&9&h7oe4n zcKvLoV;+!jR%O~5PaM~y^}=`!aUonV^u*{+XHM+B#qYs8eZTy!6p4)lH?aB(4~tF3 z>GbPu8~K8hz|y)Mg3eW_e60m7689kGLscM^Ig9B=;P8DEmDrcQ+@ImbQyNmcv`}zt?DXIe>8t8BM1dcsieWCQul1^0%J~oT|_`+r#O0 zo8E%Z2NDs!O_j_M13S%;nU?>)?n*ABM~R*2PBT&b8d+}pEp+Q3x4sdY4Xr*K#7bN7 z=H(KZQDdWhugE7MiwX^hKa{e{cri^z+8DKi}4rz5=g(VeD#k@exlT&<4vP1spExhy<1YVsBbxyFPpjg z^V=uc@hIRs6smW#$zd0yer%PSZyL`sn?AQ75ONW@Q&Z$W^7KI;ygz>*Ch^$E*#mk@ zW-g2(6&71w300f%yF=a#I$xe1zS4hb54<0+4>w7^&s6o_8xrQ9bM? zdVMi&ghsatC$qK-ipZ?z?DAtcgRis_kq}okLjjszNAv3`jWGqL0G$A z5Te7sl^m`=R328%Xmdq3e!MH-K>RXf90UA@}MdT@TxbiulQgc@D9x<;XZ9GIMV8Qe`>P{;Dr_1=Rol~19E0;z=!#&ap? zdCsbLn^3&gXMFOE^y+>wC}T?`#t|A-42u~@%~~oTg{2?PfTO9}Z=T+fr|;wWWgF3F zhPd6;fb(ugz1Nk%1L>tXrj==zG|Jkk{3Dar`R(<6hfkjhp2J(0VYKLKun9lor-{9T zXNnI5my~IJuB07||I70?YH|o6pf^mxRqGQD7J2QFak}F*w&4IKWxgEZ?-0i52-%< z75?bQnd>$pz;RJG{Wp0&_q`iQ)IJ)TOizy#OV)QuV3{UQE}a2a{psVJ_Zn@Ukd$#% w1!YpJpecfY0n7Zb%9d)%^A(7UC4Rq1s-N)xIS05k$58lznUH||9 diff --git a/MainController/incremental_db/compiled_partitions/MainController.root_partition.map.kpt b/MainController/incremental_db/compiled_partitions/MainController.root_partition.map.kpt index 6859430fab0c85572f28da9c0e4a926f2c499a10..f7ea92c6a2c1d64158e0ff92e37d0f435cadd16b 100644 GIT binary patch literal 2938 zcmV-=3x)Ko4*>uG0001ZoYh@jkK0BPe9x~S^qv))q$ug2T_8R487hCBMYOry!YGao<3x1G1+>HMFI zd73O{vpBhV9518$`;N1H=3AVsri=M)hi<6j{C_=8()B98`rH13^X82c20y-4?RtLKbIEt!|I7J#J)0e$?cDv~IHRxeQ?y)6=jke1#i^4% zEjK+&;?Hps&mZEB^S^1FZ0;;?JKfz6ia&9tlT8mhryqTpuF^O;Jhpjo`d~@$3xt|c@KC9=C@#7+Sijs5|xzYX8 za=co7#M%jAh~E7AA$tAq zH*cf&AAb4}b?$!sdDJ~Ucrw~mTD|ltA?sCE={SwwzNMQ#l4&}fe=+xc`eOg`e8>j| zz!dC%`fKx)i%#SCNjq^hNCKu>6UKtr1Rx#@s-_wd))J4TR4om#hIs7p5YxLP{${ena@Z*! z_&$abkDK;B>*EaK@fnJ?)N1nb>hai6<+=ehC?1cZ%Czg7OuHV391D>sh!}?)U*NAE z))I#)3-5uEmd9hqMeLSI>!M{I9ex*BMxrMYPzaBrlw*sfGd!;PZv2Yj^N8w@2)JN2 z=JVL;m}a1Zzzd>wga=x#!4X5OC5$7mnBV77#10^g+I${Gl$V{*S4)6AP;RY9}9Top`3(Z(FhATuv9PLamhZc4a^Q}12Ce&GRuHRS7lQ1OeU2; zUYG*o+JH}AbY2`b%+EMfSy&Y@KkIS$vEap6n%v_T>FK<*W7atIcoe)}NdkOH>>*{a zp1{65j`OfktH-N~o#JRL9_`61Vc=_U=&CUBKooRzQ;I>cBBOEW^OW=QUadbvhWU~T z_dGeiXq`t;r|=TA&P(l1^&-$ZlFps=-LPpOuY7q}I50p;UoM_d4CKWxP-X%KO(0BI z!3!OP8d(<>fedPB5wNU&z@d^HF)Y6rVDSxz5syg9F+yN+j4%LFJ#5|$c?6=+E?u-N zrw%aY9AeyoWvD~Bk`u&>$0B9Fbxro$Ay_}hGMS+~9|QA_Ax2o(_SFzf$Uy6S6%%b$ zOeV)wDoodLTc;3OM}k#LC=6>;NYsBBkjp_>e<| zT4z-rlrMrtr@XTX%BH}Uc&8LH>B$}5!2$K)gXeg7M+ekRfm4#D=s$ucI66W+QNP;N zKsgI?)FYpma;w;^L-g|KF^0fDA-UeHeFW{i=iFo38 zbyJ|{^5pUAra(95Y30?+5*U{9)bh%vz_5;`mOoA&c+Z}AdihLp=$a*8KbS`0moMF5 zkib)vtKAn|p?H$=O#HC};_19Ip%R;TLhqA#^c+04exuyM(_Ux7Q#{0yUKgSda6Yh< z*SUFgV3GA(aE_FCf@?K#gRfF!I)lqOPkya#3LPNc#Kr|<#M5G{M+ThWJTZ1AKK(!} zW%OY^0tbMni_QcJ3E~N(l_LPI*F5QRCe-f{OTS#8K(O;zZ4C{Wd9vl)Jh=3;bj#J- zhZoymsh10{00v4tA#uKd!qbe4~Qk_&7lG36;IBaJ3dGdJW+4u9_8gWRa{N4@TcC{jHw~zJWq4@oizS!Bvf? zzRd*ZeTXNw%>*CZAeO#XJ+xqC#1q@* zqRx!EDzL7NV4lPnfMC9lViAHl)fs@GZ=(+u1YZU~*ss?aJrE8}a>9I_vj{=2UZ)%O z!FsH$i3s}!A?Vke5PA^oo8*I`jXda?6cFa(BbyL32*A+Bc#uq5igP8OMF@uVI^FO> zVxIKLl#_(@LMu%O*2_g3CPEt#^i7HfYfcDFhYRDrCjXDG5>C9(&l1CH$F z{$Igog^f0Z?BS0+4{a~0RyyT6cWITYWd9?J236EwrqB|BUR;4#Jtzn{z%I0l6jh~_ zEg@AEG?;_bP}WpUUXq=wP~ZIGwzn0=mp zpYp467;}))4^&_WO$GXq>f1q6zJ8>Fs?92MkgC)}v_w;O5PGHdrX`=UBbf;eNc-%V zeU+QYErsZIFuDO*pB%W48faZ*Y8t-9l6X4J+E;n(ryZm!bt2{<` zf5o``5Eo3SHC7b^l9N>D_fis7cKTHTg14I+JOt1aAyY-$mV-Lh7a#x;4>Q`4NRIQz3AB zE^jM&TP23cbucW;@~(=ZLIZe7CWv8JCB39G=_L!pOMPzC4+V|Y#;_!^Y&q_eh7t{~ z64HgLZHcA+WWu*2mG9|KD`MDp1kkTI|h%4zW6P5lTJ+vcA80w#WV(oCtTO;~?N_=RoWu)|P zxApBvk;QRegN$wmQbPlZ^LFr*IFWA-slbwWNR+bBF-6P!z4}i!Lt-b5MK}GW zByks7PW$!yl=#SS%SdSlDzJm5#9u#X5GgzMo5Yfk1}C2#G$r1@Zw@K3+@s~lQ#(+V kpGh|dDDj7X8jPlzDbhzet7EUg%2H>S{x%w$PL*+L<_Ln?$3 zV+(~4vTxbOHWxOZOnzV12abzbN7I_G)Ly(MA?5B&RuX7p#eC(5@b z=daGWh}S|Z7=}lZL?~eOZ#9OE8h7bWO~s!Njw#tCUync2@-Szd>f9sA{-oKxWvjVl zkm^&JVCdlOO4hT z^u~=MJ`)JX`)r$7su8Od;!uLL#WJP6lcAP&}6O^D#ayzxmF`s3hEnk*fJ^Ci1A^hoA9Z^Iw%w6;V#QkA$j< zT&}o~8EAh@?n%`rQUKCId8NVu8gRB#_atkS__o28Nqc=h1`{$N+;P$_;?1RGU41w4 zt?Bo6$DC?>-Cya>GkV`B-wKGut)!A(@sot6q9W4nB8_BNxFjG%T#=lzP_9M)~(TN(7G0K%0N?M@WEd32C$DR9@ZY@k}?>YZ--WncKf1pIy9lqY=P%^&xqhQ0;~pW^Ld zuf;dR{=MIeMMknju3@;3l5_X+%b$QX42e`eKGUG|zF%np6U2XQKh#xd%JJizhgjE% zLgxm|5O2iv6y}#_#j!Z@`Iys{<6w22GB)WJmT2~6+~ihFQ{E}$hu)UcBJ`kh>?e;k zPwz&DCPqiLA|3~%<=%c=CUA4m%1OZVR?Ljb{`;p+jb(<;w_=_kTl$N_Hj!re;dT zb&k-RorNSN#iSnJ@YS)z6tO0bnM;a!6|to;&zok)aV3W)<6>uo&9#+=4KGMetN#5_ zKb>Z$PgmcK_I!%z$;Nfs6*4KeF;z`v4@VmX4jrke`>u+>Om(x3DQT|Dlux`*o?JlQ zo>bLdr^)*I_N&@nbPN7^0W;Y2VY?KfS3a+z)OJy0D5?b!fYJZP;8S{0M$b$a%00p< zA~hVLA%Z#-hz_8dR(S){C`_-fJj4_?Pe$8IO2Oo>RKmSM%?Admf)3@KR7iNww)K>1 zrbCAW4dMmL8~-~3u|@ncU%B%lM@r1$2KTViEBI!ZGx2gK_sF9sy!gVy*W%BkN}4?5 z9TDmT^G>@q=D~|X45{L%4zo8?lLu;41gxDh!b4(}q>DW^;rUY^Q^F+Qp4P%&IY2v2 zJg7l1uYKqkr3!zQ#7PxTU&~lNA}g7v&blH>`QS=d9ch}6pWOdCuGr!Ns_)Z00zt2r zfk%_YRW!8rpB$Lee!xloA)r&`E#{?h0zb|lt07}}T+6I|>K9lY(TVx((y85vfl&NL zY5HU|>N~jU#F@cUdQXyNNG7uZ&pwAP-0aYkdnWWlRLdSzUFd%V)7BgyIU;ZftM#`C zDFF#WjOg!1C)u84xd=vs)4BHEGtD$gN~r)-fABl`Ne(zwp{HSxJo&UrI06!hTL6xD zgg^7d^UgK0V{M_yv^EV!3_FezzY}Yk&ynG29YuUI~Z&ngmKD5-PtpXz&uTq_q!f-=#r+lqF zD3LKYj>8$4FVo&Sz`g2ulTS+Fh@lQiZ420LE zZ#a5FX9e?<$t8AHk&`6?mlWFEjrPJq8Xw^RE)Ow2gUxMvZQv%S=%~WmJ|oSx=IzXD!t2sbywewFdHNK2ZZ)fb!`%(u|8E&RurX91RxNi@lAbrN9ix?h5%uC*A^FtO{a{c{6}|U} zPM($ze*9dXmUUype-%n0Q_HHP8K_73RI<_wOn+;73#sJHNWjF;kU>S?)& zH-yK4;A-r<9gSt==AVaPl&|{BwjUb{$=8sx?@j5snYLFU!H6XuLu+?RZ04TG)Rn9m zhd5`gMe-|QnpS?UUWIHhqVsMD{YM%3yGN!wB&d9F>BHeXz#J!~SAs$r4!GrI`oMa!A5BCf`Mu2HI9@Gqpe@&yiJvx*_zKBZw2598k zqAo%90iaTW7B@PxC-1Qmn2bO4KVZ)CyC$+#wLD~Aesw;D)jGkM?`cdU_nYM8!)J2G zPd{$5s!RD6M`ooRJOma~`}yAlBml7>d_mS9w{W2i;@>kK-WW>$Vd7N=AHiH_&8ReK zDo|grW3g4u54CHKi#2K5Tc@WrgCnG`dDk}6;;#r4ZAtkfkh_c@>;ZO{32IwrBN3Ttupi8H^4_GaHO~lR z_zpFX$zN4E(DO5^D2Z@W@AT;zs6uibTLiO5E0hf!7X&?Y-8!0lP<+dK{KdK$X@B=y zGKG11qnN$l4iz5e>B8W2(I)OyV6r)HFeWp&G&LLgRjbR;IN31Z}TLU z6Mqbp*gI`fuEgo~;Bl7a1k4{7%Y&YXs0jiFaN8!(g&*11wO^8i*QfvI_o7^kHiuK^ zZ8PZ`Fm-M>`7}`O(q^K;l04R8LJ!wT&k?KGr&uVX|ESGhC7Rsja)_4Z1HP4zUAVO2 ztBx)&-4iiAkRSM=hN#R^QW34A9xXP3mx(7auSD3Mj0I6WTdpJImkv_kOyZcCBG zCPJR3;KNp}ZZ9NR_;=_mqW^4GM-YumSkEG@jX|lcn&q#$J%DuRNomI?aBQmeQT4>DD{M7G0u=8zlj}}S5*ZnQ)lNnK|8bc zT~W}a&&6A31s(d1p>psi_ERFWh!UArG`5VMr#WveHCT~XL|VH^tc7PUlEv=#)Bpmf zEn}aYR)zYo%j(;^Nt3Xz9Q_s(5W8J70>bGY|M+u)B!F$<@FRB6jDji%2VTOveXMDX z^nU*S4uvqdMbvGEUXAc-1!j5(aQI&4{jFmlLa1dhLnq-q@BRkbLW=&|HfD{6anL_= z82L#+^l5__89#3tL$`>iu*TA9Zp)|If)7W9mP%SjHI+wNB%|JoOv&g)2;*X^nt`yb z?8StM1jG-qaOeBcY0bs-wc%4EQ}U&{qb^4KJJYW?<8%)c7BJM7nPW%wRNM8=_}M-n zhuR|he0h)MK^06MM;gz!|K6@S+hSt(ZV)Ptg%TYnO{O4waLVCr`6j@C-Y)_&UHOvu z`xYh2by;@4Wu9~%wb^aoBL?%@Yw z%eDP20kIuf6Mhuy(3|2RBcac%ccyl0=7yuH@ev!>>y8Gamu$Z1@vCTrKW_7kZCyV> zFex!ETYP$fU!{ckH^0R-){Ok1-Ym(gYSUf=D?yA+sW&e{cH5`P#*+&v{`xO(mx;;wfo$|Qk0neB(jd4C`YkG*TvR33?#{HiR_k;;*G>4C(-bDb)!Jrx^mLu#CL zRV7%7cZtd%;!_|B)@bz0793TKhcDcbktJX1O7jO<6_Q$YZI%0IM#oeneDKKzDiWf2 zZNX=PsV152wz1r?{|PFOZ0@23l|PY0C>9WO46q@}H3}XB91%`X7q@c48BId4=AdTK?{{<73K*^c}b4cQwgy?fTP~H7-xI)8! zlZwo;d%+^DRisgmJpWWy$G9hKnVIjxpHg#u9$rWi{49e1F1;wY)M%v z$V3b{`nFjZ1{7ILpug~Jo#Ro+j}f02m6ctGUyNwJ?b}9!Cy!8P&;Ol#_hU{52a0el z;z(lpXeVuwp@EQylZ2Qz|LZ1SCK`jXyXvMDw=a#~8$GpsX|+jv1zirF430C_V2KFW z$PRbiwKlfnUU=asMyhl91ngmzV(Igs@U)7t8(!TOoHI#33rXjZy#MLY(YINqacHrW ztlWNJTN}B%dnDQ;+Jgyapwm*(D(rvjUT{|8&~v50X~Yng&VVVUZ9vT;tyM zOJGBQLq;zrG>E0t*F5eK6T5JOI-QnYw%f&PtNRP7$gk-dE|AtEMy3uw1nv@gG6Ov~ zY14^0a0+1CMs!a4k^ zNBo%Q(hq)*WqoJ`Zv61Lpbtrdt8wI;zQtZF{V1CTr(fPZ)^u6)B6QG9d-7wYkf`+u z%JY~=GuspMoV#tuHJGOeF*qTb)(fQ4UsW%>%(G;n;ySl*Q|+86+fGlf#xt+EcAm1N z9D-@*g~3h3gdCyXhMOU)`fVrfvgE*CN9+w`$NfiBKF;1FlfuA6}8{3}OSI|PW#T2!|_(aBN;17q&5-aDxD0!}ac1t{X;>Ty%8 z9BOznTIl{dbjVg^-by!5^6!s?XY!y65Lu~h>87e!^v#;Ysua)0;YWGHz5d(de-wg^ z#S8);z%?cvO;_#Bv^CHZ^`q#;Q(BXpmm=E|t+sIhm_nITVnc88?y5Ka53Gj=gH@G8 z*(F5{wsFp-;fg}#L+IR?Wbuvs#A6U41U(FZ%l7lEkHGx)9ZBHlQR44uyyuP($NVl< zXfxZKtAq%YFI?c96mYDc2L3J?>Our?i)0N5|2lkb)L!hJ;vd{^9*p=h?sSY|%k!Yh zzi6o@Aj@cecq$)u83Sp8gJ)e%>q_>C-P9JvcpdArX*A+9uU+L9IWuGDo6)OBGo zNXMS4_?zd}+)I0)vDE%w1;8#9Emo%#iWutonDPi*1EA)S=3Iw2@DvN2F0E1uxU=Rn{Cw7%4cLr%5C!jtACOm~ms1j0(e1$&)fX?`C8KK~?%h zt_VidytfsZR9Urou>1Vjl$CBjUKKupaW(RLb>In^q^3+TFRN^*pY<#Tf57*Y4aYQxw0fUuOfwMjH z&dtmjErl2Fh8?ek|BJiwC3Ow2d78~neM*dW1AT?iQM<`N4)P4Zu(p;p$}RZq zI%cyOK088^Yl7L={r1_jGS0<1?&a=FM-!t>Di5!d`+ovsOhKh(PmTsKbk%Mn>8x2}m-b_2;Uc-ah0yx5`40dgaWT1a@bGk!|v_ zMJh8A^sF{?A@!>mFCc1tA0A`D#QY*({?~BgiXsBcztEgyXfUGHD$^SB5FvMO_iXHg zXyglm$u8Y&E79M$s(?TKneo6ueip~7QZy})Ld4b)WZ+9TG4uUdj zgRSoQPk}KVx{4}c$4__(L<9z*Bs4CiaeZU^%quFTSA{XR8^-oO!Q$ROz6%=|b7`s& zTkN=rlIRugA8RZx6;zg8-X-C!E+Gc5Sl)`c)Z!!NzAe2j7rPhr*tLc35`>KIxJgKS z)8OeKwXBXA1wi!i+rZPH^tvhEf9D^ivXIR6qY39u$bQ_HKp0`24z(wqYxmteW(Mkp z1PL=}=@Lit-u$L6rFq##-4QlFS|Gn%Q7VX$ruReG@sNB+WJf4UqT|AYh|_mb5)O84 zA@V9`6=cfsW@WJrqDez8v8oo8F+1CQ4a)ox)?p|KClE7u8*c?ipkep^xHL&wY!4@b z1|h#+;;m}&mp?!hKd!^0XTTcXx~ydz{(Ev!+v}>I)_*y?K-qvs^q0L8+0kj3HB_lM z(2%!g$M5XjV&`L{a|Ux(+3}voX$+)_D&%#2(xZcN8`979&0?oNrBImC<>thxR8!Ct z#GS)figT2!!889*74so4QGEys7IK5Jwq+9_Hyi)xksLO+#whaf$yRm!MMy`_zKq$+ zX&=%}Kz-4Zg-4$IUW5EV7#(4M!15A<`Bo*0Bm1_muBe;GqyIcgU`KmO#}Ld);?N!q z%ZFPp58Lz?JVnT-*K5*Md)I>(FTZqf|C37VYy7mq+LmsRm0-SH0(7B-h8ES73ci1= zUTA{#Y<h%}Q^?AI#XE zNV<4sD4!)SknHh4AEgDKnwr!cf=bYxUAZv_1z3T6ok`@V)>jf>n_fdiQdQO7?MF&L z$~Mmbe@RtoTOM}NO;((~VZ4Ge$SyK&p~RmF+nn@6iOYfB+Zd`^-=H&Z ziL#?ZQ=&O3)qw|)3;%!Yu(^UsBe&9b)<$}YPq(S^+=u+;y7J`Zlq zt^)Og8oa^?z)~hZ%E>f3!>Zo(VOsM-ef&uuMIu0m!e#0w!+_r(&DoWUP3$&(MG_k<|V1?FS+XF zA(280@w8&QPnrA?u1*5KtEDB*|?}W%EehY3oa>+cNeTX;`!} zTgCh~dS?{c;#|T?HhhAXCXKs#IyFDw`+QBjSfBF_DPEkmX;;u2)uvn{ zZ*_cnRG~k{t9e088RCjKPB<|ob$#6KBQux;PYfJ1FPCf(@4Hi2%6E~BdYKi z=+>)s+9pWM4mmu&kC~jmcAgy^v6l6s%LL!u4}S;WGM z^Cp!#G=1hRixUO;bC4RT@z;HrQ_tt)H`}Q3Db`EV2R3*76f}s3}7>PGF2Ef zowg`lYbD$3Q`$Xivf{ArD#kOt!UrVRGRWPOeqD*3wo}1CI;$k!$?`b$w3Y zZSCPoDpd!RS=r zH)ehd`8C;dP3MBPg@Lt2`rbTIqt$V%RKm-^k9+2Li~-9g-k1MAh-Rr(Bm1L#@fGJ) zkDM6I^20o&v!@IFJqh5ZGYuT~JoI7=M2$1Gb<(hI9~dd=4RSP(qpiyf7$={1dTm>8!&I zjco~LhXMs`9_PqkDQ3~q%jNHE_@DcWcz`#lhJV3Y&M+^wrmN1VWA3)jWFtHjM|!e- zPJveDLm-f0z>!twV*^@eTD_#KLnxcY_yI)2n^j3o$_nJPvjWw;c6zPYi5Oz!rda(y z@6cAK&9J=2odg51x)ow%D@~^ysqz-`lG^=Nk%}d-mbo|5)7D%elZZhL20U6qq4#e+ z88TJQdTL`E+6T4(+lG$prK+nKv3QJILO?vWAF5?1a69)s#n)Uvc=oP8h~0aGjcbil zo_U?Fq@eQPb7>p`@^Re8JE^s8yCV4M?xLnS2e=HUxycm(gO5B%iWE&Hju}oX!4)rUQvX zsQ01=6Nj?h&<|T_?nxa6{Gp%}d#!4vNd&4v$NYBAZnikRU=w8-@aH)Z z0%g_!=P~jj`0~yeo-n>s1*hii9|zumpm)ugQKu1N7Fr9CaYtl(A-r~)5wdFjb^4dZ zl<-?a53>`|J@PzW>Uy6PN6UBfaMmGq;qf;fJ!qweJcNuQ&YhY)9QR9}W3QKIXnn>H z3Gw_dufF){x_mL}t#&PT!zP@vlD79*_(hL=MZJBU_E+rh#GGQ#itBQ#oA=FD9N((= zeelPu0e9Iyh&{>e@4(ry>p&5Ro<`2naZ?(?^@J@s#Hr}3<;hW(>;YNCgP4_q_KDros;4ast!@1XPm?ff4!%X= z%Y&RA1>lmU*7$?x%Y~%{#gt{pdhy;lz@%>`mmyVLX>iV}LH0%0voQuck&s{USs zI-th?nSc1IG>Y4>DFv26(J)ncP&EgtbX|7T5vAv*G>lukVX2Na6g7TStNjK0XYV)& z5JxwYbJjfE44L{y`xADRbuv0f-s1jnrCi3v1=wSs03fCl#%u{+LC#XOtFRd(jGDLx zd5Z_bF0lnRZD;jphSqP@5?hqUda@4zW_B^r{sU-raPN2qAi(hxfLb260Sd910a zK*oBI-@j^q%^SCTeAkAMqhewBcZzfj@df*QbU0h0(`p`f@oA&{*0UN!RbJFvJ1np- zLHWlOM;)PGbOGz;n%0_q%`?(bj9`cz%YL9`A|X7r z2Js2&dYob0+MNJ6!EL$A!mK?nAbgJ7pht*4d7P7dZyeY!54o`Or-Ot8s}D3JTtnrK zDGuU#+03VpALw+MHEBAuEU0eIMj$aqS z$Zz=x<(;#~r`upJ+0;)8CMUQfhe{A{v9^BIt`BWnC$|aq%JPZY6d?8V?{&t(*+}L> z%m?E7t4-{WqcnrR>SeLAKM~G&dFvQ`V1DKOL34#rNDt&ELJf~{#2U5UR7^suwA^=N ztv_6r`uYFstX%8NtR0|AwN^s_eF%ksnVLU79*Qb&8;l>VpH@^qKi)A2xz>ZUDMXZE zW)9EdOf1x`yPg3N)XnAqt(lsHa_J@MyXW#{K4#tMg-6 z_Q+vil+D?-BSWa*0f zoyumwIp?? zHXs^Bq>2Pe>k$q@rcYZZT#kYwKIGQRkQ}8;--u*7O7}{OTk2o!i3+SRYWllf0lA7} zC01W?YOay2V+XD@wOU9%LNYKE+FHj2B!T%<}Q=Yk0t?rq?7IjNb}IK9R5WHa=^x^xk6T4VC^$XX?#(pifi7Ot#dh zY~Wg1#_TT=LLjl}>0Vr3n;AaFkJM(i|LwmhNrO=Ifj{7;=Z$Es?}>gy`Mv>6kf6L9 zx8sGGz#I^)+G(m9-+yPZIPrHo!{M@kKTq6UF-1k(rEyNTgM`3p*wer|5n0mrRj*8p z+}Q4%G;2=nNlYc|CdYty8@Z+)e_@|)cr=y!JxGv8l$df#tO|mIM~i(Cju^GAu#iTrVi-8A0- z-!z|?__e(o#4l&ZI#K#FG{#_Im|!>~lCK{6G|97&yLU!al%}4la>><)pRp+H?}E-C^Rjf|#_sqcN{fKjU`;Tk9kkYOk6hp5=`+%o?ln(!)16wH{40#W*d^ed_4tz7L zFR`enOC_vQ^kb6JBS5rNZE&sMdb-PK5vQ`-%#%%blY93?5R*wN>M zYm9Xj}5Ch_|wZIpNRU&WL4rBYUZdc5xTh>oqz z^_M?NNgCL~`tV!KG{Xa`F3Jc7YETWbw3FRednuguU&_GZ{L!NYdNT^R#$ zIEM1`=csYea~B}qEYAhr0vFA&+;As8WBT%v7dcE+aogeJHb+q-)(fu{$K96x{FMZW`ylq0TQ@ej_T9CuZ>7O6jPNcume$M-DHaIN4;q^#XBDGM@by> zPdRxe7Ps+ipXoDE8&^jUk*}{CO&#?D8Yf08M`LGdRbGEWsst1C@F@#G>mothF7D?I zR*%?`+>On&r{BB7s^=ebyy&$~o3=lMhQfyS<0dG_IC8mRhciQ9W2w*wYG^z-C)EuG zcSXf|Fr^zpQK+BBvj4&SS%DSb1Mmh*vgbFXKCCKFlxj?5Q?gQv6e^8mO}fT?&dC~g zt$Ny7cWtPMorsw`j*JP^4)=gS7}$eT8?P1Cbd*f|dsAQ75xdCG_`>G-*2CPhnXjK` z&*{B_AYpPKc0|)5?t6dnY_)^osWL=29e8XOv_VJK4CY+_IV}E7$T+RcA4sZ-0)f4g z>?fFV6g%EE-m^EaNGDZLm2M;7EBrls!?TmxJ<9Zr<+bS5TljIMlgj>hBT61&=czvy z_##~LNT}fh#RZb69luZ~*Kg*#;v4S%pl~8L*2$c(AeAS{68P@Gf85Rr`Sq^$ z$;rMeGHNlB3O!YkU5JzD{x0RLr1PP2BS2u37K?@fzJHl7%(W>kHm7=7fG0(mYnrGe z1o#Lb(WhZNkJVO2JL!HGQM6VCUAUmIfKZ*3b}LP?EhKf=S*zaVD!;j6+Q^p4#9IYK zC)Jk-DT}AncfQmX=NQ1-OpSi}Rofa1nHfY>lb1W;&}_SC^)>id#|o5>CrqGB>re{uko0&xL$o} zvv^$ZDjd#>v5a60$05WE>Pwy|iEl{1^>9!Y_rK%wr2vT0bX_{(T=dcNrPU7WVynZ# zf#pC|%jJ?bPck_wblI!Ts{TSH1XsRT{91-jYjKXE$?s-_!G(yIL;MjK91v8FN-*zF zW_VTw5tnEk*(489Esp?{rEsH+SVxcMyiBa-iT&!QpBnq1LUNx^5=izrGOKa7WknZn zBt;hbm!m+DX~k6PO~l${AE}v)6QjNP?0;^szcBl2h2pL9rQ!*&il#2-!1HEX@?`4w zenAUOmU_O7rKVrFXd|Yux$Mkrsf2~*3CjlC>*aZ#khs^B z$P!|SeBU*#`Het^)(US;r*e>RpC%ezAVPy^G%`!(x;^ZqsSBzqZImqu|CPZikh^A%ARBfOcwr@^Qx}v(zUlg0pj?7UGM;o-!)pCkRiZRK<0Tuiy}e&;ucGEo;Ti zuKa5hQ;61^y?m@-BaSao(0#NSg$EsseZRm5=Mg6g1I3XJI?Pz#3wTD~F7P0)L@W*F zC>vciA66wSDOiEj_Tg>(J0MIkO)H8zH;xf(1iZ%FA*?tt0zDqo>0TA>BiN!yY1Clr zVB&KYPj!+Jf~i?4b@s}FFuQZ?EJHPjpP?^_dS8YiP{2KryJN-?|HZcsL^Wxqd!Fm# zmJ}r9q*NHaeJ6%%FK7*w~PoRXoZ!U(l~GBmze{A z^Imv-YCxDB?fM@3vZfFySomU7YJ|f8ZMrQ>(|}z{cPijvAFhe2{1#k<(tj}1JI{5y3R2sAEFLUKWoa4*Vp?_Rc>=HOL@bTHv5%}4E287>1@d|Ge`N>11nNkF7a3~)5On!)tJ1P?G%qjP>lqNWO?}`-q$|nr^c_!( zm&GFJ+PghJ6v_SLp$!o7qp~lhf@@$=cJOVd$l-FjX?q`!$Rvfc>5?(Z}$i7s~uo+8o?Jwqx3Rc&Eg ztw)MJxD9Y=Mw5mI#7>%ZPIbqKOVTuS>)u`fRk&`QT@$)2Q_PLJ2&jY`&5=bA%#fR&D2cff z)n_kZGMZ0CJk{dP>2*=7t2veI{ms!u;L|!TD?N49gBr%!=^;>S!)o^DmrzLV(lm7a z6d`hhS)2|g>?4qy%UO=F-O}-{H}(4_*`cAnZ<|J2)pphkLgPZ9*?O#9U%#Q6uGP)y zu92`1C~~1SyZVt9HF9q`qgqVM1WGXWwVxw*!8SL#GG2hQ6YKYN)CQX8famC=7k8F1 zFxaR`!GsqW2E*4DxT3+RuH5Xdu`xSjR$blBFdF8cpFSsrU0m5%7(?k8?26WF~W36{rbwT)-@D03b%o(kE(UwgGb4!UtF@U zjpQ(Y5ID2z{>*yj61gjk!4Vie^=Ej01IoRj_2M}9j#m9PbZa1zF+-x3W^*pkLtdSr zrS2SoF2FX9Gi%JPX(4H)>xOn5d(bgzQ%%)M5w&TnS2Twdl}`8*u`Y~%qVhhWX|H#T zj9R>Kw@7DQO+l-^Gj(t!_Un|PhRcq8K3UtAmYPQRGsL)1_hYNTog~IN&i%AK1!hUQ zTv=|)4(;HWqcFuSQkj&ZBUoo`=Q^Ts>j$kdYZ zDEbwATjo~zn#ZR17OVW&-|S8Ad(hq+xv)Ew#8V}NU#VM;kEV7%E;11{tn45! ; -- ; -- ; ; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; @@ -97,12 +97,12 @@ applicable agreement for further details. +---------------------------+--------------+-------------------------+---------------------+------------------------------------+ ; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; +---------------------------+--------------+-------------------------+---------------------+------------------------------------+ -; Analysis & Synthesis ; 00:00:01 ; 1.0 ; 4707 MB ; 00:00:02 ; -; Fitter ; 00:00:04 ; 1.0 ; 5391 MB ; 00:00:06 ; -; Assembler ; 00:00:01 ; 1.0 ; 4590 MB ; 00:00:01 ; +; Analysis & Synthesis ; 00:00:02 ; 1.0 ; 4712 MB ; 00:00:02 ; +; Fitter ; 00:00:05 ; 1.0 ; 5391 MB ; 00:00:05 ; +; Assembler ; 00:00:01 ; 1.0 ; 4585 MB ; 00:00:01 ; ; TimeQuest Timing Analyzer ; 00:00:02 ; 1.0 ; 4700 MB ; 00:00:01 ; -; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 4550 MB ; 00:00:01 ; -; Total ; 00:00:09 ; -- ; -- ; 00:00:11 ; +; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 4565 MB ; 00:00:01 ; +; Total ; 00:00:11 ; -- ; -- ; 00:00:10 ; +---------------------------+--------------+-------------------------+---------------------+------------------------------------+ diff --git a/MainController/output_files/MainController.jdi b/MainController/output_files/MainController.jdi index e8b8caf..f7b89df 100644 --- a/MainController/output_files/MainController.jdi +++ b/MainController/output_files/MainController.jdi @@ -1,6 +1,6 @@ - + diff --git a/MainController/output_files/MainController.map.rpt b/MainController/output_files/MainController.map.rpt index c05a413..790be23 100644 --- a/MainController/output_files/MainController.map.rpt +++ b/MainController/output_files/MainController.map.rpt @@ -1,5 +1,5 @@ Analysis & Synthesis report for MainController -Tue Mar 12 16:24:16 2024 +Tue Mar 12 17:46:44 2024 Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version @@ -13,15 +13,26 @@ Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version 5. Analysis & Synthesis Source Files Read 6. Analysis & Synthesis Resource Usage Summary 7. Analysis & Synthesis Resource Utilization by Entity - 8. Analysis & Synthesis IP Cores Summary - 9. Registers Removed During Synthesis - 10. Removed Registers Triggering Further Register Optimizations - 11. General Register Statistics - 12. Inverted Register Statistics - 13. Parameter Settings for User Entity Instance: AlteraPLL:inst|altpll:altpll_component - 14. altpll Parameter Settings by Entity Instance - 15. Elapsed Time Per Partition - 16. Analysis & Synthesis Messages + 8. Analysis & Synthesis RAM Summary + 9. Analysis & Synthesis IP Cores Summary + 10. State Machine - |MainController|RAM:inst3|stateMM1 + 11. State Machine - |MainController|RAM:inst3|stateMM0 + 12. Registers Removed During Synthesis + 13. Removed Registers Triggering Further Register Optimizations + 14. General Register Statistics + 15. Inverted Register Statistics + 16. Registers Added for RAM Pass-Through Logic + 17. Registers Packed Into Inferred Megafunctions + 18. Multiplexer Restructuring Statistics (Restructuring Performed) + 19. Source assignments for RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated + 20. Source assignments for RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated + 21. Parameter Settings for User Entity Instance: AlteraPLL:inst|altpll:altpll_component + 22. Parameter Settings for Inferred Entity Instance: RAM:inst3|altsyncram:memory_rtl_1 + 23. Parameter Settings for Inferred Entity Instance: RAM:inst3|altsyncram:memory_rtl_0 + 24. altpll Parameter Settings by Entity Instance + 25. altsyncram Parameter Settings by Entity Instance + 26. Elapsed Time Per Partition + 27. Analysis & Synthesis Messages @@ -47,20 +58,20 @@ applicable agreement for further details. +----------------------------------------------------------------------------------+ ; Analysis & Synthesis Summary ; +------------------------------------+---------------------------------------------+ -; Analysis & Synthesis Status ; Successful - Tue Mar 12 16:24:16 2024 ; +; Analysis & Synthesis Status ; Successful - Tue Mar 12 17:46:44 2024 ; ; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Full Version ; ; Revision Name ; MainController ; ; Top-level Entity Name ; MainController ; ; Family ; Cyclone III ; -; Total logic elements ; 34 ; -; Total combinational functions ; 34 ; -; Dedicated logic registers ; 25 ; -; Total registers ; 25 ; -; Total pins ; 21 ; +; Total logic elements ; 102 ; +; Total combinational functions ; 67 ; +; Dedicated logic registers ; 80 ; +; Total registers ; 80 ; +; Total pins ; 23 ; ; Total virtual pins ; 0 ; -; Total memory bits ; 0 ; +; Total memory bits ; 2,048 ; ; Embedded Multiplier 9-bit elements ; 0 ; -; Total PLLs ; 0 ; +; Total PLLs ; 1 ; +------------------------------------+---------------------------------------------+ @@ -168,65 +179,94 @@ applicable agreement for further details. +----------------------------+-------------+ -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis Source Files Read ; -+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+ -; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ; -+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+ -; MainController.bdf ; yes ; User Block Diagram/Schematic File ; D:/GITEA/altera/MainController/MainController.bdf ; ; -; AlteraPLL.vhd ; yes ; User Wizard-Generated File ; D:/GITEA/altera/MainController/AlteraPLL.vhd ; ; -; RAM.vhd ; yes ; User VHDL File ; D:/GITEA/altera/MainController/RAM.vhd ; ; -; LedBlink.vhd ; yes ; User VHDL File ; D:/GITEA/altera/MainController/LedBlink.vhd ; ; -; altpll.tdf ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altpll.tdf ; ; -; aglobal131.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/aglobal131.inc ; ; -; stratix_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_pll.inc ; ; -; stratixii_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/stratixii_pll.inc ; ; -; cycloneii_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc ; ; -; db/alterapll_altpll.v ; yes ; Auto-Generated Megafunction ; D:/GITEA/altera/MainController/db/alterapll_altpll.v ; ; -+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+ ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+ +; MainController.bdf ; yes ; User Block Diagram/Schematic File ; D:/GITEA/altera/MainController/MainController.bdf ; ; +; AlteraPLL.vhd ; yes ; User Wizard-Generated File ; D:/GITEA/altera/MainController/AlteraPLL.vhd ; ; +; RAM.vhd ; yes ; User VHDL File ; D:/GITEA/altera/MainController/RAM.vhd ; ; +; LedBlink.vhd ; yes ; User VHDL File ; D:/GITEA/altera/MainController/LedBlink.vhd ; ; +; altpll.tdf ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altpll.tdf ; ; +; aglobal131.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/aglobal131.inc ; ; +; stratix_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_pll.inc ; ; +; stratixii_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/stratixii_pll.inc ; ; +; cycloneii_pll.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc ; ; +; db/alterapll_altpll.v ; yes ; Auto-Generated Megafunction ; D:/GITEA/altera/MainController/db/alterapll_altpll.v ; ; +; altsyncram.tdf ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altsyncram.tdf ; ; +; stratix_ram_block.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ; ; +; lpm_mux.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_mux.inc ; ; +; lpm_decode.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_decode.inc ; ; +; a_rdenreg.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/a_rdenreg.inc ; ; +; altrom.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altrom.inc ; ; +; altram.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altram.inc ; ; +; altdpram.inc ; yes ; Megafunction ; d:/intelfpga/13.1/quartus/libraries/megafunctions/altdpram.inc ; ; +; db/altsyncram_lkc1.tdf ; yes ; Auto-Generated Megafunction ; D:/GITEA/altera/MainController/db/altsyncram_lkc1.tdf ; ; +; db/altsyncram_8bi1.tdf ; yes ; Auto-Generated Megafunction ; D:/GITEA/altera/MainController/db/altsyncram_8bi1.tdf ; ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+ -+--------------------------------------------------------------------------+ -; Analysis & Synthesis Resource Usage Summary ; -+---------------------------------------------+----------------------------+ -; Resource ; Usage ; -+---------------------------------------------+----------------------------+ -; Estimated Total logic elements ; 34 ; -; ; ; -; Total combinational functions ; 34 ; -; Logic element usage by number of LUT inputs ; ; -; -- 4 input functions ; 8 ; -; -- 3 input functions ; 1 ; -; -- <=2 input functions ; 25 ; -; ; ; -; Logic elements by mode ; ; -; -- normal mode ; 11 ; -; -- arithmetic mode ; 23 ; -; ; ; -; Total registers ; 25 ; -; -- Dedicated logic registers ; 25 ; -; -- I/O registers ; 0 ; -; ; ; -; I/O pins ; 21 ; -; Embedded Multiplier 9-bit elements ; 0 ; -; Maximum fan-out node ; LedBlink:inst2|LessThan0~8 ; -; Maximum fan-out ; 25 ; -; Total fan-out ; 188 ; -; Average fan-out ; 1.72 ; -+---------------------------------------------+----------------------------+ ++--------------------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+----------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------+ +; Estimated Total logic elements ; 102 ; +; ; ; +; Total combinational functions ; 67 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 20 ; +; -- 3 input functions ; 20 ; +; -- <=2 input functions ; 27 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 44 ; +; -- arithmetic mode ; 23 ; +; ; ; +; Total registers ; 80 ; +; -- Dedicated logic registers ; 80 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 23 ; +; Total memory bits ; 2048 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 1 ; +; -- PLLs ; 1 ; +; ; ; +; Maximum fan-out node ; FPGA_CLK~input ; +; Maximum fan-out ; 89 ; +; Total fan-out ; 622 ; +; Average fan-out ; 2.96 ; ++---------------------------------------------+----------------+ -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis Resource Utilization by Entity ; -+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+ -; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; -+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+ -; |MainController ; 34 (0) ; 25 (0) ; 0 ; 0 ; 0 ; 0 ; 21 ; 0 ; |MainController ; work ; -; |LedBlink:inst2| ; 34 (34) ; 25 (25) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|LedBlink:inst2 ; work ; -+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+ +; |MainController ; 67 (0) ; 80 (0) ; 2048 ; 0 ; 0 ; 0 ; 23 ; 0 ; |MainController ; work ; +; |AlteraPLL:inst| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|AlteraPLL:inst ; work ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|AlteraPLL:inst|altpll:altpll_component ; work ; +; |AlteraPLL_altpll:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|AlteraPLL:inst|altpll:altpll_component|AlteraPLL_altpll:auto_generated ; work ; +; |LedBlink:inst2| ; 36 (36) ; 25 (25) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|LedBlink:inst2 ; work ; +; |RAM:inst3| ; 31 (31) ; 55 (55) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|RAM:inst3 ; work ; +; |altsyncram:memory_rtl_0| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|RAM:inst3|altsyncram:memory_rtl_0 ; work ; +; |altsyncram_8bi1:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |MainController|RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated ; work ; ++--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+ Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis RAM Summary ; ++-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+ +; Name ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF ; ++-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+ +; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; ++-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+ + + +-----------------------------------------------------------------------------------------------------------------------------------------------+ ; Analysis & Synthesis IP Cores Summary ; +--------+--------------+---------+--------------+--------------+--------------------------------+----------------------------------------------+ @@ -236,2194 +276,66 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi +--------+--------------+---------+--------------+--------------+--------------------------------+----------------------------------------------+ +Encoding Type: One-Hot ++---------------------------------------------------------------------------+ +; State Machine - |MainController|RAM:inst3|stateMM1 ; ++------------------+------------------+------------------+------------------+ +; Name ; stateMM1.Reading ; stateMM1.Writing ; stateMM1.Waiting ; ++------------------+------------------+------------------+------------------+ +; stateMM1.Waiting ; 0 ; 0 ; 0 ; +; stateMM1.Writing ; 0 ; 1 ; 1 ; +; stateMM1.Reading ; 1 ; 0 ; 1 ; ++------------------+------------------+------------------+------------------+ + + +Encoding Type: One-Hot ++---------------------------------------------------------------------------+ +; State Machine - |MainController|RAM:inst3|stateMM0 ; ++------------------+------------------+------------------+------------------+ +; Name ; stateMM0.Reading ; stateMM0.Writing ; stateMM0.Waiting ; ++------------------+------------------+------------------+------------------+ +; stateMM0.Waiting ; 0 ; 0 ; 0 ; +; stateMM0.Writing ; 0 ; 1 ; 1 ; +; stateMM0.Reading ; 1 ; 0 ; 1 ; ++------------------+------------------+------------------+------------------+ + + +---------------------------------------------------------------------------------+ ; Registers Removed During Synthesis ; -+------------------------------------------+--------------------------------------+ -; Register name ; Reason for Removal ; -+------------------------------------------+--------------------------------------+ -; RAM:inst1|data0[2]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data1[7]~reg0 ; Lost fanout ; -; RAM:inst1|data1[7]~en ; Lost fanout ; -; RAM:inst1|data1[6]~reg0 ; Lost fanout ; -; RAM:inst1|data1[6]~en ; Lost fanout ; -; RAM:inst1|data1[5]~reg0 ; Lost fanout ; -; RAM:inst1|data1[5]~en ; Lost fanout ; -; RAM:inst1|data1[4]~reg0 ; Lost fanout ; -; RAM:inst1|data1[4]~en ; Lost fanout ; -; RAM:inst1|data1[3]~reg0 ; Lost fanout ; -; RAM:inst1|data1[3]~en ; Lost fanout ; -; RAM:inst1|data1[2]~reg0 ; Lost fanout ; -; RAM:inst1|data1[2]~en ; Lost fanout ; -; RAM:inst1|data1[1]~reg0 ; Lost fanout ; -; RAM:inst1|data1[1]~en ; Lost fanout ; -; RAM:inst1|data1[0]~reg0 ; Lost fanout ; -; RAM:inst1|data1[0]~en ; Lost fanout ; -; RAM:inst1|clk1Prev ; Lost fanout ; -; RAM:inst1|memory[0][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[7]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[6]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[5]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[4]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[3]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[2]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[1]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[1]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[0]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[0]~reg0 ; Stuck at GND due to stuck port clock ; -; RAM:inst1|clk0Prev ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[3]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[4]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[5]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[6]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|data0[7]~en ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[0][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[1][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[2][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[3][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[4][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[5][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[6][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[7][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[8][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[9][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[10][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[11][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[12][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[13][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[14][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[15][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[16][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[17][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[18][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[19][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[20][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[21][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[22][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[23][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[24][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[25][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[26][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[27][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[28][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[29][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[30][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[31][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[32][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[33][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[34][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[35][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[36][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[37][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[38][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[39][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[40][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[41][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[42][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[43][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[44][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[45][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[46][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[47][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[48][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[49][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[50][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[51][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[52][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[53][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[54][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[55][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[56][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[57][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[58][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[59][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[60][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[61][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[62][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[63][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[64][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[65][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[66][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[67][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[68][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[69][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[70][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[71][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[72][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[73][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[74][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[75][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[76][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[77][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[78][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[79][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[80][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[81][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[82][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[83][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[84][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[85][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[86][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[87][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[88][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[89][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[90][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[91][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[92][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[93][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[94][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[95][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[96][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[97][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[98][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[99][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[100][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[101][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[102][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[103][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[104][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[105][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[106][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[107][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[108][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[109][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[110][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[111][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[112][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[113][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[114][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[115][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[116][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[117][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[118][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[119][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[120][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[121][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[122][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[123][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[124][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[125][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[126][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[127][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[128][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[129][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[130][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[131][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[132][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[133][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[134][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[135][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[136][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[137][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[138][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[139][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[140][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[141][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[142][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[143][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[144][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[145][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[146][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[147][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[148][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[149][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[150][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[151][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[152][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[153][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[154][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[155][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[156][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[157][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[158][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[159][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[160][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[161][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[162][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[163][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[164][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[165][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[166][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[167][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[168][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[169][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[170][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[171][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[172][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[173][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[174][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[175][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[176][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[177][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[178][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[179][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[180][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[181][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[182][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[183][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[184][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[185][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[186][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[187][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[188][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[189][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[190][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[191][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[192][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[193][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[194][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[195][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[196][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[197][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[198][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[199][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[200][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[201][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[202][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[203][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[204][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[205][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[206][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[207][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[208][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[209][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[210][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[211][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[212][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[213][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[214][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[215][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[216][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[217][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[218][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[219][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[220][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[221][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[222][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[223][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[224][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[225][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[226][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[227][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[228][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[229][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[230][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[231][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[232][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[233][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[234][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[235][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[236][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[237][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[238][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[239][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[240][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[241][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[242][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[243][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[244][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[245][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[246][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[247][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[248][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[249][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[250][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[251][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[252][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[253][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[254][7] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][0] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][1] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][2] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][3] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][4] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][5] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][6] ; Stuck at GND due to stuck port clock ; -; RAM:inst1|memory[255][7] ; Stuck at GND due to stuck port clock ; -; Total Number of Removed Registers = 2082 ; ; -+------------------------------------------+--------------------------------------+ ++----------------------------------------+----------------------------------------+ +; Register name ; Reason for Removal ; ++----------------------------------------+----------------------------------------+ +; RAM:inst3|oe1Prev ; Lost fanout ; +; RAM:inst3|ce1Prev ; Stuck at GND due to stuck port data_in ; +; RAM:inst3|we1Prev ; Stuck at GND due to stuck port data_in ; +; RAM:inst3|\process_1:addr[0..7] ; Stuck at GND due to stuck port data_in ; +; RAM:inst3|data1[0]~en ; Lost fanout ; +; RAM:inst3|data1[1]~en ; Lost fanout ; +; RAM:inst3|data1[2]~en ; Lost fanout ; +; RAM:inst3|data1[3]~en ; Lost fanout ; +; RAM:inst3|data1[4]~en ; Lost fanout ; +; RAM:inst3|data1[5]~en ; Lost fanout ; +; RAM:inst3|data1[6]~en ; Lost fanout ; +; RAM:inst3|data1[7]~en ; Lost fanout ; +; RAM:inst3|stateMM1.Reading ; Lost fanout ; +; RAM:inst3|stateMM1.Writing ; Stuck at GND due to stuck port data_in ; +; RAM:inst3|stateMM1.Waiting ; Lost fanout ; +; Total Number of Removed Registers = 22 ; ; ++----------------------------------------+----------------------------------------+ -+-----------------------------------------------------------------------------------------------------------------------------------+ -; Removed Registers Triggering Further Register Optimizations ; -+-------------------------+-------------------------+-------------------------------------------------------------------------------+ -; Register name ; Reason for Removal ; Registers Removed due to This Register ; -+-------------------------+-------------------------+-------------------------------------------------------------------------------+ -; RAM:inst1|data0[2]~en ; Stuck at GND ; RAM:inst1|memory[0][2], RAM:inst1|memory[1][2], RAM:inst1|memory[2][2], ; -; ; due to stuck port clock ; RAM:inst1|memory[3][2], RAM:inst1|memory[4][2], RAM:inst1|memory[5][2], ; -; ; ; RAM:inst1|memory[6][2], RAM:inst1|memory[7][2], RAM:inst1|memory[8][2], ; -; ; ; RAM:inst1|memory[9][2], RAM:inst1|memory[10][2], RAM:inst1|memory[11][2], ; -; ; ; RAM:inst1|memory[12][2], RAM:inst1|memory[13][2], RAM:inst1|memory[14][2], ; -; ; ; RAM:inst1|memory[15][2], RAM:inst1|memory[16][2], RAM:inst1|memory[17][2], ; -; ; ; RAM:inst1|memory[18][2], RAM:inst1|memory[19][2], RAM:inst1|memory[20][2], ; -; ; ; RAM:inst1|memory[21][2], RAM:inst1|memory[22][2], RAM:inst1|memory[23][2], ; -; ; ; RAM:inst1|memory[24][2], RAM:inst1|memory[25][2], RAM:inst1|memory[26][2], ; -; ; ; RAM:inst1|memory[27][2], RAM:inst1|memory[28][2], RAM:inst1|memory[29][2], ; -; ; ; RAM:inst1|memory[30][2], RAM:inst1|memory[31][2], RAM:inst1|memory[32][2], ; -; ; ; RAM:inst1|memory[33][2], RAM:inst1|memory[34][2], RAM:inst1|memory[35][2], ; -; ; ; RAM:inst1|memory[36][2], RAM:inst1|memory[37][2], RAM:inst1|memory[38][2], ; -; ; ; RAM:inst1|memory[39][2], RAM:inst1|memory[40][2], RAM:inst1|memory[41][2], ; -; ; ; RAM:inst1|memory[42][2], RAM:inst1|memory[43][2], RAM:inst1|memory[44][2], ; -; ; ; RAM:inst1|memory[45][2], RAM:inst1|memory[46][2], RAM:inst1|memory[47][2], ; -; ; ; RAM:inst1|memory[48][2], RAM:inst1|memory[49][2], RAM:inst1|memory[50][2], ; -; ; ; RAM:inst1|memory[51][2], RAM:inst1|memory[52][2], RAM:inst1|memory[53][2], ; -; ; ; RAM:inst1|memory[54][2], RAM:inst1|memory[55][2], RAM:inst1|memory[56][2], ; -; ; ; RAM:inst1|memory[57][2], RAM:inst1|memory[58][2], RAM:inst1|memory[59][2], ; -; ; ; RAM:inst1|memory[60][2], RAM:inst1|memory[61][2], RAM:inst1|memory[62][2], ; -; ; ; RAM:inst1|memory[63][2], RAM:inst1|memory[64][2], RAM:inst1|memory[65][2], ; -; ; ; RAM:inst1|memory[66][2], RAM:inst1|memory[67][2], RAM:inst1|memory[68][2], ; -; ; ; RAM:inst1|memory[69][2], RAM:inst1|memory[70][2], RAM:inst1|memory[71][2], ; -; ; ; RAM:inst1|memory[72][2], RAM:inst1|memory[73][2], RAM:inst1|memory[74][2], ; -; ; ; RAM:inst1|memory[75][2], RAM:inst1|memory[76][2], RAM:inst1|memory[77][2], ; -; ; ; RAM:inst1|memory[78][2], RAM:inst1|memory[79][2], RAM:inst1|memory[80][2], ; -; ; ; RAM:inst1|memory[81][2], RAM:inst1|memory[82][2], RAM:inst1|memory[83][2], ; -; ; ; RAM:inst1|memory[84][2], RAM:inst1|memory[85][2], RAM:inst1|memory[86][2], ; -; ; ; RAM:inst1|memory[87][2], RAM:inst1|memory[88][2], RAM:inst1|memory[89][2], ; -; ; ; RAM:inst1|memory[90][2], RAM:inst1|memory[91][2], RAM:inst1|memory[92][2], ; -; ; ; RAM:inst1|memory[93][2], RAM:inst1|memory[94][2], RAM:inst1|memory[95][2], ; -; ; ; RAM:inst1|memory[96][2], RAM:inst1|memory[97][2], RAM:inst1|memory[98][2], ; -; ; ; RAM:inst1|memory[99][2], RAM:inst1|memory[100][2], RAM:inst1|memory[101][2], ; -; ; ; RAM:inst1|memory[102][2], RAM:inst1|memory[103][2], RAM:inst1|memory[104][2], ; -; ; ; RAM:inst1|memory[105][2], RAM:inst1|memory[106][2], RAM:inst1|memory[107][2], ; -; ; ; RAM:inst1|memory[108][2], RAM:inst1|memory[109][2], RAM:inst1|memory[110][2], ; -; ; ; RAM:inst1|memory[111][2], RAM:inst1|memory[112][2], RAM:inst1|memory[113][2], ; -; ; ; RAM:inst1|memory[114][2], RAM:inst1|memory[115][2], RAM:inst1|memory[116][2], ; -; ; ; RAM:inst1|memory[117][2], RAM:inst1|memory[118][2], RAM:inst1|memory[119][2], ; -; ; ; RAM:inst1|memory[120][2], RAM:inst1|memory[121][2], RAM:inst1|memory[122][2], ; -; ; ; RAM:inst1|memory[123][2], RAM:inst1|memory[124][2], RAM:inst1|memory[125][2], ; -; ; ; RAM:inst1|memory[126][2], RAM:inst1|memory[127][2], RAM:inst1|memory[128][2], ; -; ; ; RAM:inst1|memory[129][2], RAM:inst1|memory[130][2], RAM:inst1|memory[131][2], ; -; ; ; RAM:inst1|memory[132][2], RAM:inst1|memory[133][2], RAM:inst1|memory[134][2], ; -; ; ; RAM:inst1|memory[135][2], RAM:inst1|memory[136][2], RAM:inst1|memory[137][2], ; -; ; ; RAM:inst1|memory[138][2], RAM:inst1|memory[139][2], RAM:inst1|memory[140][2], ; -; ; ; RAM:inst1|memory[141][2], RAM:inst1|memory[142][2], RAM:inst1|memory[143][2], ; -; ; ; RAM:inst1|memory[144][2], RAM:inst1|memory[145][2], RAM:inst1|memory[146][2], ; -; ; ; RAM:inst1|memory[147][2], RAM:inst1|memory[148][2], RAM:inst1|memory[149][2], ; -; ; ; RAM:inst1|memory[150][2], RAM:inst1|memory[151][2], RAM:inst1|memory[152][2], ; -; ; ; RAM:inst1|memory[153][2], RAM:inst1|memory[154][2], RAM:inst1|memory[155][2], ; -; ; ; RAM:inst1|memory[156][2], RAM:inst1|memory[157][2], RAM:inst1|memory[158][2], ; -; ; ; RAM:inst1|memory[159][2], RAM:inst1|memory[160][2], RAM:inst1|memory[161][2], ; -; ; ; RAM:inst1|memory[162][2], RAM:inst1|memory[163][2], RAM:inst1|memory[164][2], ; -; ; ; RAM:inst1|memory[165][2], RAM:inst1|memory[166][2], RAM:inst1|memory[167][2], ; -; ; ; RAM:inst1|memory[168][2], RAM:inst1|memory[169][2], RAM:inst1|memory[170][2], ; -; ; ; RAM:inst1|memory[171][2], RAM:inst1|memory[172][2], RAM:inst1|memory[173][2], ; -; ; ; RAM:inst1|memory[174][2], RAM:inst1|memory[175][2], RAM:inst1|memory[176][2], ; -; ; ; RAM:inst1|memory[177][2], RAM:inst1|memory[178][2], RAM:inst1|memory[179][2], ; -; ; ; RAM:inst1|memory[180][2], RAM:inst1|memory[181][2], RAM:inst1|memory[182][2], ; -; ; ; RAM:inst1|memory[183][2], RAM:inst1|memory[184][2], RAM:inst1|memory[185][2], ; -; ; ; RAM:inst1|memory[186][2], RAM:inst1|memory[187][2], RAM:inst1|memory[188][2], ; -; ; ; RAM:inst1|memory[189][2], RAM:inst1|memory[190][2], RAM:inst1|memory[191][2], ; -; ; ; RAM:inst1|memory[192][2], RAM:inst1|memory[193][2], RAM:inst1|memory[194][2], ; -; ; ; RAM:inst1|memory[195][2], RAM:inst1|memory[196][2], RAM:inst1|memory[197][2], ; -; ; ; RAM:inst1|memory[198][2], RAM:inst1|memory[199][2], RAM:inst1|memory[200][2], ; -; ; ; RAM:inst1|memory[201][2], RAM:inst1|memory[202][2], RAM:inst1|memory[203][2], ; -; ; ; RAM:inst1|memory[204][2], RAM:inst1|memory[205][2], RAM:inst1|memory[206][2], ; -; ; ; RAM:inst1|memory[207][2], RAM:inst1|memory[208][2], RAM:inst1|memory[209][2], ; -; ; ; RAM:inst1|memory[210][2], RAM:inst1|memory[211][2], RAM:inst1|memory[212][2], ; -; ; ; RAM:inst1|memory[213][2], RAM:inst1|memory[214][2], RAM:inst1|memory[215][2], ; -; ; ; RAM:inst1|memory[216][2], RAM:inst1|memory[217][2], RAM:inst1|memory[218][2], ; -; ; ; RAM:inst1|memory[219][2], RAM:inst1|memory[220][2], RAM:inst1|memory[221][2], ; -; ; ; RAM:inst1|memory[222][2], RAM:inst1|memory[223][2], RAM:inst1|memory[224][2], ; -; ; ; RAM:inst1|memory[225][2], RAM:inst1|memory[226][2], RAM:inst1|memory[227][2], ; -; ; ; RAM:inst1|memory[228][2], RAM:inst1|memory[229][2], RAM:inst1|memory[230][2], ; -; ; ; RAM:inst1|memory[231][2], RAM:inst1|memory[232][2], RAM:inst1|memory[233][2], ; -; ; ; RAM:inst1|memory[234][2], RAM:inst1|memory[235][2], RAM:inst1|memory[236][2], ; -; ; ; RAM:inst1|memory[237][2], RAM:inst1|memory[238][2], RAM:inst1|memory[239][2], ; -; ; ; RAM:inst1|memory[240][2], RAM:inst1|memory[241][2], RAM:inst1|memory[242][2], ; -; ; ; RAM:inst1|memory[243][2], RAM:inst1|memory[244][2], RAM:inst1|memory[245][2], ; -; ; ; RAM:inst1|memory[246][2], RAM:inst1|memory[247][2], RAM:inst1|memory[248][2], ; -; ; ; RAM:inst1|memory[249][2], RAM:inst1|memory[250][2], RAM:inst1|memory[251][2], ; -; ; ; RAM:inst1|memory[252][2], RAM:inst1|memory[253][2], RAM:inst1|memory[254][2], ; -; ; ; RAM:inst1|memory[255][2] ; -; RAM:inst1|clk0Prev ; Stuck at GND ; RAM:inst1|data0[3]~en, RAM:inst1|data0[4]~en, RAM:inst1|data0[5]~en, ; -; ; due to stuck port clock ; RAM:inst1|data0[6]~en, RAM:inst1|data0[7]~en ; -; RAM:inst1|data1[7]~reg0 ; Lost Fanouts ; RAM:inst1|clk1Prev ; -; RAM:inst1|memory[0][0] ; Stuck at GND ; RAM:inst1|data0[0]~reg0 ; -; ; due to stuck port clock ; ; -+-------------------------+-------------------------+-------------------------------------------------------------------------------+ ++----------------------------------------------------------------------------------------------------------------------+ +; Removed Registers Triggering Further Register Optimizations ; ++----------------------------+---------------------------+-------------------------------------------------------------+ +; Register name ; Reason for Removal ; Registers Removed due to This Register ; ++----------------------------+---------------------------+-------------------------------------------------------------+ +; RAM:inst3|ce1Prev ; Stuck at GND ; RAM:inst3|\process_1:addr[0], RAM:inst3|\process_1:addr[1], ; +; ; due to stuck port data_in ; RAM:inst3|\process_1:addr[2], RAM:inst3|\process_1:addr[3], ; +; ; ; RAM:inst3|\process_1:addr[4], RAM:inst3|\process_1:addr[5], ; +; ; ; RAM:inst3|\process_1:addr[6], RAM:inst3|\process_1:addr[7] ; +; RAM:inst3|stateMM1.Writing ; Stuck at GND ; RAM:inst3|stateMM1.Waiting ; +; ; due to stuck port data_in ; ; ++----------------------------+---------------------------+-------------------------------------------------------------+ +------------------------------------------------------+ @@ -2431,12 +343,12 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi +----------------------------------------------+-------+ ; Statistic ; Value ; +----------------------------------------------+-------+ -; Total registers ; 25 ; +; Total registers ; 80 ; ; Number of registers using Synchronous Clear ; 24 ; ; Number of registers using Synchronous Load ; 0 ; ; Number of registers using Asynchronous Clear ; 0 ; ; Number of registers using Asynchronous Load ; 0 ; -; Number of registers using Clock Enable ; 0 ; +; Number of registers using Clock Enable ; 34 ; ; Number of registers using Preset ; 0 ; +----------------------------------------------+-------+ @@ -2451,6 +363,83 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi +----------------------------------------+---------+ ++------------------------------------------------------------+ +; Registers Added for RAM Pass-Through Logic ; ++-----------------------------------+------------------------+ +; Register Name ; RAM Name ; ++-----------------------------------+------------------------+ +; RAM:inst3|memory_rtl_0_bypass[0] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[1] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[3] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[4] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[5] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[7] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[9] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[10] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[11] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[12] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[13] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[14] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[15] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[16] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[17] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[18] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[19] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[20] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[21] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[22] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[23] ; RAM:inst3|memory_rtl_0 ; +; RAM:inst3|memory_rtl_0_bypass[24] ; RAM:inst3|memory_rtl_0 ; ++-----------------------------------+------------------------+ + + ++---------------------------------------------------------+ +; Registers Packed Into Inferred Megafunctions ; ++-------------------------+------------------------+------+ +; Register Name ; Megafunction ; Type ; ++-------------------------+------------------------+------+ +; RAM:inst3|data1[0]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[1]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[2]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[3]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[4]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[5]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[6]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; +; RAM:inst3|data1[7]~reg0 ; RAM:inst3|memory_rtl_1 ; RAM ; ++-------------------------+------------------------+------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------+ +; Multiplexer Restructuring Statistics (Restructuring Performed) ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+ +; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+ +; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |MainController|RAM:inst3|Selector32 ; +; 6:1 ; 2 bits ; 8 LEs ; 4 LEs ; 4 LEs ; No ; |MainController|RAM:inst3|Selector3 ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+ + + ++-----------------------------------------------------------------------------------------+ +; Source assignments for RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated ; ++---------------------------------+--------------------+------+---------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+---------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+---------------------------+ + + ++-----------------------------------------------------------------------------------------+ +; Source assignments for RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated ; ++---------------------------------+--------------------+------+---------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+---------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+---------------------------+ + + +-------------------------------------------------------------------------------------+ ; Parameter Settings for User Entity Instance: AlteraPLL:inst|altpll:altpll_component ; +-------------------------------+-----------------------------+-----------------------+ @@ -2825,6 +814,128 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". ++------------------------------------------------------------------------------------+ +; Parameter Settings for Inferred Entity Instance: RAM:inst3|altsyncram:memory_rtl_1 ; ++------------------------------------+----------------------+------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+----------------------+------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; DUAL_PORT ; Untyped ; +; WIDTH_A ; 8 ; Untyped ; +; WIDTHAD_A ; 8 ; Untyped ; +; NUMWORDS_A ; 256 ; Untyped ; +; OUTDATA_REG_A ; UNREGISTERED ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 8 ; Untyped ; +; WIDTHAD_B ; 8 ; Untyped ; +; NUMWORDS_B ; 256 ; Untyped ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; UNREGISTERED ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Untyped ; +; WIDTH_BYTEENA_B ; 1 ; Untyped ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; ECC_PIPELINE_STAGE_ENABLED ; FALSE ; Untyped ; +; WIDTH_ECCSTATUS ; 3 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_lkc1 ; Untyped ; ++------------------------------------+----------------------+------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------+ +; Parameter Settings for Inferred Entity Instance: RAM:inst3|altsyncram:memory_rtl_0 ; ++------------------------------------+----------------------+------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+----------------------+------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; DUAL_PORT ; Untyped ; +; WIDTH_A ; 8 ; Untyped ; +; WIDTHAD_A ; 8 ; Untyped ; +; NUMWORDS_A ; 256 ; Untyped ; +; OUTDATA_REG_A ; UNREGISTERED ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 8 ; Untyped ; +; WIDTHAD_B ; 8 ; Untyped ; +; NUMWORDS_B ; 256 ; Untyped ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK0 ; Untyped ; +; OUTDATA_REG_B ; UNREGISTERED ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Untyped ; +; WIDTH_BYTEENA_B ; 1 ; Untyped ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; ECC_PIPELINE_STAGE_ENABLED ; FALSE ; Untyped ; +; WIDTH_ECCSTATUS ; 3 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_8bi1 ; Untyped ; ++------------------------------------+----------------------+------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + +------------------------------------------------------------------------+ ; altpll Parameter Settings by Entity Instance ; +-------------------------------+----------------------------------------+ @@ -2842,6 +953,37 @@ Note: In order to hide this table in the UI and the text report file, please set +-------------------------------+----------------------------------------+ ++-------------------------------------------------------------------------------+ +; altsyncram Parameter Settings by Entity Instance ; ++-------------------------------------------+-----------------------------------+ +; Name ; Value ; ++-------------------------------------------+-----------------------------------+ +; Number of entity instances ; 2 ; +; Entity Instance ; RAM:inst3|altsyncram:memory_rtl_1 ; +; -- OPERATION_MODE ; DUAL_PORT ; +; -- WIDTH_A ; 8 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; UNREGISTERED ; +; -- WIDTH_B ; 8 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; UNREGISTERED ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; RAM:inst3|altsyncram:memory_rtl_0 ; +; -- OPERATION_MODE ; DUAL_PORT ; +; -- WIDTH_A ; 8 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; UNREGISTERED ; +; -- WIDTH_B ; 8 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK0 ; +; -- OUTDATA_REG_B ; UNREGISTERED ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA ; ++-------------------------------------------+-----------------------------------+ + + +-------------------------------+ ; Elapsed Time Per Partition ; +----------------+--------------+ @@ -2857,7 +999,7 @@ Note: In order to hide this table in the UI and the text report file, please set Info: ******************************************************************* Info: Running Quartus II 64-Bit Analysis & Synthesis Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version - Info: Processing started: Tue Mar 12 16:24:14 2024 + Info: Processing started: Tue Mar 12 17:46:42 2024 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MainController -c MainController Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead. Info (12021): Found 1 design units, including 1 entities, in source file maincontroller.bdf @@ -2872,12 +1014,7 @@ Info (12021): Found 2 design units, including 1 entities, in source file ledblin Info (12022): Found design unit 1: LedBlink-Behavioral Info (12023): Found entity 1: LedBlink Info (12127): Elaborating entity "MainController" for the top level hierarchy -Warning (275013): Port "clk" of type RAM and instance "inst1" is missing source signal -Warning (275009): Pin "nOE" not connected -Warning (275009): Pin "nWE" not connected -Warning (275009): Pin "nCE" not connected Info (12128): Elaborating entity "LedBlink" for hierarchy "LedBlink:inst2" -Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst1" Info (12128): Elaborating entity "AlteraPLL" for hierarchy "AlteraPLL:inst" Info (12128): Elaborating entity "altpll" for hierarchy "AlteraPLL:inst|altpll:altpll_component" Info (12130): Elaborated megafunction instantiation "AlteraPLL:inst|altpll:altpll_component" @@ -2944,33 +1081,102 @@ Info (12133): Instantiated megafunction "AlteraPLL:inst|altpll:altpll_component" Info (12021): Found 1 design units, including 1 entities, in source file db/alterapll_altpll.v Info (12023): Found entity 1: AlteraPLL_altpll Info (12128): Elaborating entity "AlteraPLL_altpll" for hierarchy "AlteraPLL:inst|altpll:altpll_component|AlteraPLL_altpll:auto_generated" +Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst3" +Warning (276020): Inferred RAM node "RAM:inst3|memory_rtl_0" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design. +Warning (276027): Inferred dual-clock RAM node "RAM:inst3|memory_rtl_1" from synchronous design logic. The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design. +Info (19000): Inferred 2 megafunctions from design logic + Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:inst3|memory_rtl_0" + Info (286033): Parameter OPERATION_MODE set to DUAL_PORT + Info (286033): Parameter WIDTH_A set to 8 + Info (286033): Parameter WIDTHAD_A set to 8 + Info (286033): Parameter NUMWORDS_A set to 256 + Info (286033): Parameter WIDTH_B set to 8 + Info (286033): Parameter WIDTHAD_B set to 8 + Info (286033): Parameter NUMWORDS_B set to 256 + Info (286033): Parameter ADDRESS_ACLR_A set to NONE + Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED + Info (286033): Parameter ADDRESS_ACLR_B set to NONE + Info (286033): Parameter OUTDATA_ACLR_B set to NONE + Info (286033): Parameter ADDRESS_REG_B set to CLOCK0 + Info (286033): Parameter INDATA_ACLR_A set to NONE + Info (286033): Parameter WRCONTROL_ACLR_A set to NONE + Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA + Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:inst3|memory_rtl_1" + Info (286033): Parameter OPERATION_MODE set to DUAL_PORT + Info (286033): Parameter WIDTH_A set to 8 + Info (286033): Parameter WIDTHAD_A set to 8 + Info (286033): Parameter NUMWORDS_A set to 256 + Info (286033): Parameter WIDTH_B set to 8 + Info (286033): Parameter WIDTHAD_B set to 8 + Info (286033): Parameter NUMWORDS_B set to 256 + Info (286033): Parameter ADDRESS_ACLR_A set to NONE + Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED + Info (286033): Parameter ADDRESS_ACLR_B set to NONE + Info (286033): Parameter OUTDATA_ACLR_B set to NONE + Info (286033): Parameter ADDRESS_REG_B set to CLOCK1 + Info (286033): Parameter INDATA_ACLR_A set to NONE + Info (286033): Parameter WRCONTROL_ACLR_A set to NONE +Info (12130): Elaborated megafunction instantiation "RAM:inst3|altsyncram:memory_rtl_1" +Info (12133): Instantiated megafunction "RAM:inst3|altsyncram:memory_rtl_1" with the following parameter: + Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT" + Info (12134): Parameter "WIDTH_A" = "8" + Info (12134): Parameter "WIDTHAD_A" = "8" + Info (12134): Parameter "NUMWORDS_A" = "256" + Info (12134): Parameter "WIDTH_B" = "8" + Info (12134): Parameter "WIDTHAD_B" = "8" + Info (12134): Parameter "NUMWORDS_B" = "256" + Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE" + Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED" + Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE" + Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE" + Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1" + Info (12134): Parameter "INDATA_ACLR_A" = "NONE" + Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE" +Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lkc1.tdf + Info (12023): Found entity 1: altsyncram_lkc1 +Info (12130): Elaborated megafunction instantiation "RAM:inst3|altsyncram:memory_rtl_0" +Info (12133): Instantiated megafunction "RAM:inst3|altsyncram:memory_rtl_0" with the following parameter: + Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT" + Info (12134): Parameter "WIDTH_A" = "8" + Info (12134): Parameter "WIDTHAD_A" = "8" + Info (12134): Parameter "NUMWORDS_A" = "256" + Info (12134): Parameter "WIDTH_B" = "8" + Info (12134): Parameter "WIDTHAD_B" = "8" + Info (12134): Parameter "NUMWORDS_B" = "256" + Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE" + Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED" + Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE" + Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE" + Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0" + Info (12134): Parameter "INDATA_ACLR_A" = "NONE" + Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE" + Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA" +Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bi1.tdf + Info (12023): Found entity 1: altsyncram_8bi1 Warning (14284): Synthesized away the following node(s): - Warning (14285): Synthesized away the following PLL node(s): - Warning (14320): Synthesized away node "AlteraPLL:inst|altpll:altpll_component|AlteraPLL_altpll:auto_generated|wire_pll1_clk[0]" + Warning (14285): Synthesized away the following RAM node(s): + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a0" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a1" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a2" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a3" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a4" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a5" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a6" + Warning (14320): Synthesized away node "RAM:inst3|altsyncram:memory_rtl_1|altsyncram_lkc1:auto_generated|ram_block1a7" Info (286030): Timing-Driven Synthesis is running -Info (17049): 17 registers lost all their fanouts during netlist optimizations. +Info (17049): 11 registers lost all their fanouts during netlist optimizations. Info (16010): Generating hard_block partition "hard_block:auto_generated_inst" - Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL -Warning (21074): Design contains 11 input pin(s) that do not drive logic - Warning (15610): No output dependent on input pin "Address[7]" - Warning (15610): No output dependent on input pin "Address[6]" - Warning (15610): No output dependent on input pin "Address[5]" - Warning (15610): No output dependent on input pin "Address[4]" - Warning (15610): No output dependent on input pin "Address[3]" - Warning (15610): No output dependent on input pin "Address[2]" - Warning (15610): No output dependent on input pin "Address[1]" - Warning (15610): No output dependent on input pin "Address[0]" - Warning (15610): No output dependent on input pin "nOE" - Warning (15610): No output dependent on input pin "nWE" - Warning (15610): No output dependent on input pin "nCE" -Info (21057): Implemented 55 device resources after synthesis - the final resource count might be different + Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL +Info (21057): Implemented 143 device resources after synthesis - the final resource count might be different Info (21058): Implemented 12 input pins - Info (21059): Implemented 1 output pins + Info (21059): Implemented 3 output pins Info (21060): Implemented 8 bidirectional pins - Info (21061): Implemented 34 logic cells -Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings - Info: Peak virtual memory: 4707 megabytes - Info: Processing ended: Tue Mar 12 16:24:16 2024 + Info (21061): Implemented 111 logic cells + Info (21064): Implemented 8 RAM segments + Info (21065): Implemented 1 PLLs +Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings + Info: Peak virtual memory: 4712 megabytes + Info: Processing ended: Tue Mar 12 17:46:44 2024 Info: Elapsed time: 00:00:02 Info: Total CPU time (on all processors): 00:00:02 diff --git a/MainController/output_files/MainController.map.summary b/MainController/output_files/MainController.map.summary index 3d15480..f913228 100644 --- a/MainController/output_files/MainController.map.summary +++ b/MainController/output_files/MainController.map.summary @@ -1,14 +1,14 @@ -Analysis & Synthesis Status : Successful - Tue Mar 12 16:24:16 2024 +Analysis & Synthesis Status : Successful - Tue Mar 12 17:46:44 2024 Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version Revision Name : MainController Top-level Entity Name : MainController Family : Cyclone III -Total logic elements : 34 - Total combinational functions : 34 - Dedicated logic registers : 25 -Total registers : 25 -Total pins : 21 +Total logic elements : 102 + Total combinational functions : 67 + Dedicated logic registers : 80 +Total registers : 80 +Total pins : 23 Total virtual pins : 0 -Total memory bits : 0 +Total memory bits : 2,048 Embedded Multiplier 9-bit elements : 0 -Total PLLs : 0 +Total PLLs : 1 diff --git a/MainController/output_files/MainController.pin b/MainController/output_files/MainController.pin index 09c6f59..549661e 100644 --- a/MainController/output_files/MainController.pin +++ b/MainController/output_files/MainController.pin @@ -234,8 +234,8 @@ VCCINT : 163 : power : : 1.2V RESERVED_INPUT_WITH_WEAK_PULLUP : 164 : : : : 6 : GND : 165 : gnd : : : : FPGA_LED_1 : 166 : output : 3.3-V LVTTL : : 6 : Y -RESERVED_INPUT_WITH_WEAK_PULLUP : 167 : : : : 6 : -RESERVED_INPUT_WITH_WEAK_PULLUP : 168 : : : : 6 : +FPGA_LED_2 : 167 : output : 3.3-V LVTTL : : 6 : Y +FPGA_LED_3 : 168 : output : 3.3-V LVTTL : : 6 : Y RESERVED_INPUT_WITH_WEAK_PULLUP : 169 : : : : 6 : VCCIO6 : 170 : power : : 3.3V : 6 : RESERVED_INPUT_WITH_WEAK_PULLUP : 171 : : : : 6 : diff --git a/MainController/output_files/MainController.sof b/MainController/output_files/MainController.sof index d61fb47afca4780c0d8e0e24e892e2e8451b392a..d5e97c0f7988c00f251ece64fb20cceba864fdb8 100644 GIT binary patch delta 8181 zcmZ`;3wRXext{Nz%g!!=>|(+#KxRWOn?Pa1MHCcgxe3Z85%5;)Nvasps)Nik-4?Fl{YdBZKyD~pxJUuj5Gx)1U!JThWO%tA` z<+^5OrFj#{=vTHO-w5mfrP>@SBiZJfwtVM=Sw|v6uNISGgNR?g=rmcoEwaUTw%oY! zb;}sw@>wT8y{9`_GTjos7;9$v$*03=)ds7K{EBUcy7^MOKaO@N;y*q!Dm#bLV!x$5 z53ANO!I&S-wdC)AD&o9mmhNe@WJg%vO`dE$i`j3n6&Se`?iTJ|L}|@ye@<7 z^|Ea>1^l<@q$T8S8>}0^UoM}TEgw{3gY>ouGpzTrI^Ay&!(}vO{#fqYW4C0IPY)sK z)R673c`K$`EIXIL%V=EZ$+lld_QR%VR5nfI`N$&5basn}DIjU-!M zvnpg~SpN*0&Vp1&D5~gM{cIAQy6m{!`Uv`%E|Q*1FA#}Gzzyj+nyWgti3BMy0Tm^m zE~BVld1DTaj%}GFo9{P1py_hYm!WUya-a4lq_@Z3>35eGL}qy`35@E>)GguRB6>{K zU96V|#2R*rjb!>Atxbj(0txV2Lc$fQyhJYnqmSt!`MVi3S-OX;Pe9awIbvJNS!@`- zqQ%?;RwsZvra6uk^aN<0PsjY~XU37M+VjMp$ZvUb1k|>!m-my~exz!DCvZyl?N*j- zzR2E;qkhImT*apP70wwc$2skBF!V83ic+IkN9o;R2 zEnCNi-;%#gSy>xbThp2D`wF+^&|i^^H&~Tm`*ePMk-u-d(rgCUpVO1{^-_a>% zf{c6iI~P}#q*ORbuHW!k+L!`H{D!v@e)I8fXql{hO+1f-7wd)Eg$lqPN`Bj)!*cM? zXcOGSXAVk)w3-}Q_J(MHi34AY z(lXc?&a=n9mkL!=z6CS@V|ViHQ5bVD`L(MIYLibbHPW*46I!nu`GqHWn5{d@ZP~Te zUP(EA`j;=u#y5>M>kr?cuzMsi^C6O*yUf8sEP=C}sgip_i-g)&6FOg~sH}T~WZ3Ry z+m)>~;oW}4HCOtbJHqm@w`sR(X{Ad|zfoA3ee32DB~<0jp(9xe4)|gZE*1Q%lkoNp z6M8&Hb$8ek!oW)Ew(xaisC2%*!bBKoT2AAXR}zU0Wj7rU$xhe(GZM39RV3VnC{mf9 zi+k(lcQf9up9nUyE!Q-N0(fmMdoMqEDu{q;P)8`OXIk1j`m%s!5cAiO4+QgZ2W7g; zEBjDFriO|6%87+u73}}NVF15QLdDn6UyF#;(Fnb6lEnsJAXvfv!+$Lx!>5<#!!lRE zB@EfG-kbxL$`>UN>#CEqO=Wdhg%LPrYa&Nh-4>cAuRFu)qnh)nzSrZ_zAr=I2NXx^ z&`1ebE1`uE?C&5dQDcr+%{l-O|FeA=#A{z{%m;z?$+@ySUmuPabv~8Jw)vK+I{$9v zvD&&8T2HEEA~MN@vD$ZvMbf!nyvcIgkZhMZm-Vtp0T%~!K%i-BEjgKnvDXn&MCxoH zmqQ0LbdkPOihG1;GgZ^CL?MBv^mb#8LXMee!Ej5V&;k)C9~vlQm_Sc~e(@dpxwTlh zw%;{lpzSfPHSaVAVV8*7ep9R%c_AXJ|4Bo7f)4P4UHQ6qnd7(SV&_Z*_hDc#UQ^B% zZ-TIhk%P01z2enz@%rxezK&gK!@dGI~M`ym%t} z>|?Awk+l7~`aC_Vd49Y;$sG1-(fYh+T1QF8uG_9SrA-*9RNz5rp0p@QMCs^B!= z2%+W&`PKp{O)J8JNgRwq6yenSp$V%9;n#gKovLJemH3z}ESVBogP?C4UZyp-fLO~2 zWKdcM!b=|I$nw|p$>yD|rd`d4NC-J`sCz1e;(3pVgJ4?^|F6W6g;+EoG-nd{cqrFD zy1z-DzntcSD4kCea({pWZ^R{<{c>-tHSlf;oVjNrYTe+u|! zLc{TzvuF)JejbbSQMU*H#6_+M%V8e@Iq;+w7Q8Rb^6QotLy$hGd9vY6-8&;=0F)6( z9~-gP@(&Cjg}+gm{14rh%P!Slg%V?I>=1=zdYU=O6k);D)HcDQpOxJJ83Ql{h8-m9 zmQhlU|6KGBxtz*QvmkGm*{N$$!S6~~p{74!RevkKM$=yYm8>ilUBU|?icK?IO{;-p zHi2lR?ZQ0xOn`VCPzM3p;h#dAKC?3cX3sO=S`|JW0stKvs2iFs>1BF=62we-eXGvmlHSjhD5567Ny1 zUw3dAB5&$YC`W*o6sTX!+W$$+h6{T*9v^T65`OiZp=M!p5PT(mxJc-5fXM@GN2_AQ zlZ+2Brjp~+SNAj1wuo|tb|#?M2NhUl()ySh*n_6Bke2)+E;>a^1D2#Lj2AgG%dMa)_rR2BvW?G5~Y^0@=w-m*tyZ~Yap8J)U>t- zVAIpZhY?q+ZvgL__6C463fk`%CJ*A&T1J?0)v4Qdg*5$1#zg*FTX30R;(TFSH4sRI$h@uum&Vf%GzbJZ##ZdoMp_lqi3v7 zX>C92&tiQ-3n9&<5DA2|TFXxZg;@YZ$5m4$Qr;nmi8^>2j4iaOk~UcfWyKJ~ke3vi zBRH6aWT;E@hjK0X-*v{@oVdob&4$9`>S`<5p?sqgDGokW0zeG1q8B^gw@^d226F9A zA$wD9pJtYDv=gwNt~ali$#cXlG)1P4gj4purv&pImDQh$H(5h{>}9-O({iA=$<~E2 zgJpf?CRQ!pF1 zOp^k!_HxXdg{2%49Dbj~?pD#6D?2Wuk+M5X15F36f9tL8Cj2TuvloIsJVloUnrL*xUeS$)Ss>zvxvY%zGe5u-;CJ zsu}nKg4J`402epNXid0MXPwkNq5Ja8QgJUxa>i+5J6(Vf60bj(DVGpMGhIccgy?A- zDs{0D6QJmV7)!tG0ZuGYLLlM+rxi30minBW$(_SLJnw)*p1)Q z4bN6687}yjV>3thLsxT(iPQ1@P|<4MYSC4y{bgf;2qp;7%0}rdvo^rBrXv_GWc$p8 z@-{+_Qd~pD!W5`(gc9Z=bi`T`xObH1>A$@tDjT+k#vxwE&x!oQc<0-g(^LMTzCA8( zw*mOMY>E$fCNP(a)ZGv$pQ_j$f$pzR>;e&CQq9x!*`$9hs!*tn*|WII`lM7Rorik4mzTeVAder6Z+S( zWmMz_-`lkn?nF7_HZCy_DR*?J*dj-D6$&&vjl)DmNZ2Sr4=0p+t!`2le{{vvlX(Mg{{Rm>131WY$E10-O#6TK}64sO*qWKOr{Z zoYd9!0koqi{1w`ur3TiHgOTF6#xUjKJv_10yT5~u-|UZ6M@ELw-?@HAz9Tyim@~2E zV<6&rK!nwMn+}IuFCTxz*aQztzj=>r*drF81x5St7T3}Xdzx-OdIS6YB&@H2pwB^# zHG%m2YDcEK`~tD_k784x`ZO3kPXTNKfmWsK^lVdJ_i2dHwn9f3tn~e&V%2!7K3wcf z+9(g5Er8yK;oAevq`~8C82K0EuY9X0(|p_vFaYaAZQaTlr7tm5%k1#I983^8Tyrj? zOnbfy;2A_!oUb6}^71tP?Uy3uGJ8&{)3T4b?SDk^TZ5AtK zBni7vlBbVQoqsVb5)}qowt!(Gy{dw1%MpxUoy-bNxUTHF%q&ni++uGlC4yyN&0~-6 zC%;*5TC(|hfm*>euV-?5_=VxWarp?`|6%j);6 zF@EhYDtT`|VQ|IL#9G*hgzc_iUXjYoOxnC%r)-I@??Jn+gxGy`*ZvymwnRot=oDdbQv4(8{U9?t-4LS$)&mCG6gt43AOx*Mb0LZ+k@TCOi1XM@=g9|?W|4I7 z4b{V)D<2Y5g6W9FbmTmLaY2!4e%}s}f5DA~s%4U$6b!ukIp2Bm#MyRC3fPK0`8xT) z6nmQAc=iGwkQs8p67xsw$y-5m!AWPm)-begPsXQP?;;A%HC(R^y4z@!$$cNuKlKWc z4>gxa1kZn9TQ;2)XdM(cnn=Tl|J)NJ%ZH>ZGAQf&APe?>FvYopO5ktTvLtIE zNncim)ut++wTn>)chd98f4^X-BS^{xE*bkx6aTPVZ@0kJeu0e?ayQM zgSxg~6cXDd!r(pdp5b5^c4#Ns8(=KY5CTn^EuB}@fV52T5q(W zP?G6o^te1WU%xFU|6dA5M?=pT^Q?z(-u3JQChXfF@=nf8M=HR@78qPtZ>C}fYaxUk z#c3D0BvV%pH4(~YM>r1Gd4Lzs*O990q2{CI!;Kp~fke_XjHyJYLwiewUhAhWAF8(< z)BWnQb#h9MSjbkLK?$?7wm{?1K7=}D)78c=LCr$|%OfunKiroPm1*x#7&X%4?J{3Q z!s^8;F@n_JF0zWqf`xLNGXcu=u&5LV9F**og_tkPN9vy`L}!Fmj@&poh}%LNa$ap`#=iTe}up;RO?#vLGm{rkK;sC4)>_qWnz`CKKKN` zaw){TY{6r2oaxGyyRFZpC#Vri<6HF6%*|HT#TK~2+CZy890iyLviCj9Mb8{kkS5F- zJtOc-V^i$s__x(U`$huMjnInlk3NMQnxB-r{$TZyQ#R?7IXc;aL3eJaOU3`s-Z6`Hz}!UeKA_B`cIU<94|nc>TxAKI9M z9FgfQeeff|la_smu=OUceZH_{-Xm5-&3`Er2Nw=VL#2ldE_7JjpxbNwJyzVXQvZTU zPx}siT;CMhc*X@yt30{Pp#UxlaLKp-uh^?0Hbf6ynFDwpW+wVu3Wb*&zqcZ?R-r$> zoPey&S9%I3_8msptY+PZrClP6A%+t24)V-tM<_qV% zGi)!>rB!|XZK&sg{P8o9)kE-H8}#kB^xgBGg^nh_ekO8T*w8lAMoB9gs_xho87W48 z+x6V)?EEQNiK;fu%F>K1FRqX08HcBZoHJa^91y!b&G0HS{&qj0-Ygha)O3|gr delta 3769 zcmb_f4RBP|6@KU5`+jy=VF__sBPJUl$tK}vNrFwZnhjJ0Y9LW;(V~Xp-v9}*pb=Yj zgE)XvyYvm56p`65R9YAzaS2yQVip*!+7XxjIVlc?79DXkg4HqzEj?#9NK~A*)4rKx z-`;oMx!?WHcfNb}=$WFUXNsZ+XZJN^dOjipp1BlTnrf$D|I;(i7tA{jjN84ehR=Bua>@et%yNOs`v_X z3FycH^@7mJJ#v`9$PQ8CHeOeYjXS)X2cFc;fnL}hax#Uc+XaBhQ+6xXw3$5@CUk

l zYdmpyqr$$Oo>$WlDca3CJjL#r;GUSMaA=dcgm$6OUjWZ(-y!Sa;qlkk5R^m#%=Thq zlMLz!{nnIHJ#H=pK_~BZwq)RUm%%Iy1wDsxdqT`k2S(b$o-ZxQW9{)!2gQp$txA9w z?w;WG?Xu9XA&PC^Qw!Jcl7;&5RtYw5R7Xd`5m z{~|fvrJTlFb9D$*yWT}qE8)=5NooO!fRV$G{aQ{G|!y% z&;ayQ9_gj2?CrzoXz5iUHl$j?W*G#W*=FwJxf{|}^z6qLrTSjS($*)|7;vwwcu4z~ zd;UxoJrW#u)!R!jQs8aVmzJ6<2F?g1DZHae{exvg^?F_rd4P#m&1I}=9s9ZUBQ*eR z&=JxoJc}{;nCjGtZT2ZTB`?T?#X;_~EdG^qrIh5=<2=9?HtGl88Q6s$?=O=0-Z8p4AoV=#Hj4d3A+xjkP3%2 z58E7X1jP#gk_a5p=i_+UDe0F%{I!JzK%|+%ieOckXo@*zH~DRe^hE$`d(1@`d&}um z2}228`-q@iQ}!1jd0H2xit9O(D}OuIZLp_OI_^6wufk}%`Bws*c*ZKEs_*a#C*oEW zm-DM1>AiQzy!4v+K22*9jV-01+bt?cIH>3SLp~*t4#>@XY*$Oi7_Rs2k=N5<*D-`& z&PmG+$$(5TH6tBDw3Mco4pciIiGwSc4d$G!EgtG99JmEVS+78n<8e-<1=0A)@uR^B zQ1@mSQ!|)@daQfi?o=(+LSXLSq$xnarjcG*U2V}jGbyTAKb>rEvVw%%@pQ=X2Xb*#_B1| z3zpAjIO)B4h#qP_4MSnodex70lc7u=Gysndg@xQ-zR3Lqktg)<<)mY(-L=CTkeaX; zxl~DXQRP+^*QdNBmF)8y4Xm;{<%U5xrwMgX*FG&DmCzh-HHkqAP{0A=mBpjeSxdtr zJ%uOPj%=y6K2IHSJ{Hn_F1bv5stT@3HD7e(&f;WH9=<;P0a*WOFUFI z5ezSq#YliYueE;e-7i_R{)VP-P13cCg`IxsGn1PS9t4q9-;RC(9IoHj&#hO zAi`71>;^w6oNObxLo~2>yF^n4)gn3BQrVtDYbIWlhF4Gg%)T6O?{CP&I&;!)*|-rh zA%Mg0q4oN*$rkI^Z}fI!Z%7uA<4)la-GhF$(AfPvmU7`Q_V6pogsG3W@62S{sC8N@ zXK>q{Vd?r0>~QY?t0AJ`{jjnp=+K`>_XNGo(aZgtSIEf8b2%b+M!B;hc+{vnd(KV| z;1BkAS7y<;@y&DR;KF!%V!)4Q_jn)i7-RXT-4MgjkL~pq3&?SsMHVjT^p4PPb$KO- H%O3m}w;5Dw diff --git a/MainController/output_files/MainController.sta.rpt b/MainController/output_files/MainController.sta.rpt index 4e1e56d..29a5149 100644 --- a/MainController/output_files/MainController.sta.rpt +++ b/MainController/output_files/MainController.sta.rpt @@ -1,5 +1,5 @@ TimeQuest Timing Analyzer report for MainController -Tue Mar 12 16:24:27 2024 +Tue Mar 12 17:46:55 2024 Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version @@ -20,45 +20,65 @@ Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK' 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK' 14. Slow 1200mV 85C Model Minimum Pulse Width: 'FPGA_CLK' - 15. Clock to Output Times - 16. Minimum Clock to Output Times - 17. Slow 1200mV 85C Model Metastability Report - 18. Slow 1200mV 0C Model Fmax Summary - 19. Slow 1200mV 0C Model Setup Summary - 20. Slow 1200mV 0C Model Hold Summary - 21. Slow 1200mV 0C Model Recovery Summary - 22. Slow 1200mV 0C Model Removal Summary - 23. Slow 1200mV 0C Model Minimum Pulse Width Summary - 24. Slow 1200mV 0C Model Setup: 'FPGA_CLK' - 25. Slow 1200mV 0C Model Hold: 'FPGA_CLK' - 26. Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' - 27. Clock to Output Times - 28. Minimum Clock to Output Times - 29. Slow 1200mV 0C Model Metastability Report - 30. Fast 1200mV 0C Model Setup Summary - 31. Fast 1200mV 0C Model Hold Summary - 32. Fast 1200mV 0C Model Recovery Summary - 33. Fast 1200mV 0C Model Removal Summary - 34. Fast 1200mV 0C Model Minimum Pulse Width Summary - 35. Fast 1200mV 0C Model Setup: 'FPGA_CLK' - 36. Fast 1200mV 0C Model Hold: 'FPGA_CLK' - 37. Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' - 38. Clock to Output Times - 39. Minimum Clock to Output Times - 40. Fast 1200mV 0C Model Metastability Report - 41. Multicorner Timing Analysis Summary - 42. Clock to Output Times - 43. Minimum Clock to Output Times - 44. Board Trace Model Assignments - 45. Input Transition Times - 46. Slow Corner Signal Integrity Metrics - 47. Fast Corner Signal Integrity Metrics - 48. Setup Transfers - 49. Hold Transfers - 50. Report TCCS - 51. Report RSKM - 52. Unconstrained Paths - 53. TimeQuest Timing Analyzer Messages + 15. Setup Times + 16. Hold Times + 17. Clock to Output Times + 18. Minimum Clock to Output Times + 19. Output Enable Times + 20. Minimum Output Enable Times + 21. Output Disable Times + 22. Minimum Output Disable Times + 23. Slow 1200mV 85C Model Metastability Report + 24. Slow 1200mV 0C Model Fmax Summary + 25. Slow 1200mV 0C Model Setup Summary + 26. Slow 1200mV 0C Model Hold Summary + 27. Slow 1200mV 0C Model Recovery Summary + 28. Slow 1200mV 0C Model Removal Summary + 29. Slow 1200mV 0C Model Minimum Pulse Width Summary + 30. Slow 1200mV 0C Model Setup: 'FPGA_CLK' + 31. Slow 1200mV 0C Model Hold: 'FPGA_CLK' + 32. Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' + 33. Setup Times + 34. Hold Times + 35. Clock to Output Times + 36. Minimum Clock to Output Times + 37. Output Enable Times + 38. Minimum Output Enable Times + 39. Output Disable Times + 40. Minimum Output Disable Times + 41. Slow 1200mV 0C Model Metastability Report + 42. Fast 1200mV 0C Model Setup Summary + 43. Fast 1200mV 0C Model Hold Summary + 44. Fast 1200mV 0C Model Recovery Summary + 45. Fast 1200mV 0C Model Removal Summary + 46. Fast 1200mV 0C Model Minimum Pulse Width Summary + 47. Fast 1200mV 0C Model Setup: 'FPGA_CLK' + 48. Fast 1200mV 0C Model Hold: 'FPGA_CLK' + 49. Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' + 50. Setup Times + 51. Hold Times + 52. Clock to Output Times + 53. Minimum Clock to Output Times + 54. Output Enable Times + 55. Minimum Output Enable Times + 56. Output Disable Times + 57. Minimum Output Disable Times + 58. Fast 1200mV 0C Model Metastability Report + 59. Multicorner Timing Analysis Summary + 60. Setup Times + 61. Hold Times + 62. Clock to Output Times + 63. Minimum Clock to Output Times + 64. Board Trace Model Assignments + 65. Input Transition Times + 66. Slow Corner Signal Integrity Metrics + 67. Fast Corner Signal Integrity Metrics + 68. Setup Transfers + 69. Hold Transfers + 70. Report TCCS + 71. Report RSKM + 72. Unconstrained Paths + 73. TimeQuest Timing Analyzer Messages @@ -112,13 +132,15 @@ applicable agreement for further details. +----------------------------+-------------+ -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clocks ; -+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+ -; Clock Name ; Type ; Period ; Frequency ; Rise ; Fall ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ; -+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+ -; FPGA_CLK ; Base ; 1.000 ; 1000.0 MHz ; 0.000 ; 0.500 ; ; ; ; ; ; ; ; ; ; ; { FPGA_CLK } ; -+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+ ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clocks ; ++--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+ +; Clock Name ; Type ; Period ; Frequency ; Rise ; Fall ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ; ++--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+ +; FPGA_CLK ; Base ; 40.000 ; 25.0 MHz ; 0.000 ; 20.000 ; ; ; ; ; ; ; ; ; ; ; { FPGA_CLK } ; +; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ; 50.00 ; 1 ; 4 ; ; ; ; ; false ; FPGA_CLK ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ; +; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 5.000 ; 200.0 MHz ; 0.000 ; 2.500 ; 50.00 ; 1 ; 8 ; ; ; ; ; false ; FPGA_CLK ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ; ++--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+ +--------------------------------------------------+ @@ -126,7 +148,7 @@ applicable agreement for further details. +------------+-----------------+------------+------+ ; Fmax ; Restricted Fmax ; Clock Name ; Note ; +------------+-----------------+------------+------+ -; 201.86 MHz ; 201.86 MHz ; FPGA_CLK ; ; +; 157.16 MHz ; 157.16 MHz ; FPGA_CLK ; ; +------------+-----------------+------------+------+ This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis. @@ -142,7 +164,7 @@ HTML report is unavailable in plain text report export. +----------+--------+-----------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+-----------------+ -; FPGA_CLK ; -3.954 ; -84.790 ; +; FPGA_CLK ; 33.637 ; 0.000 ; +----------+--------+-----------------+ @@ -151,7 +173,7 @@ HTML report is unavailable in plain text report export. +----------+-------+-----------------+ ; Clock ; Slack ; End Point TNS ; +----------+-------+-----------------+ -; FPGA_CLK ; 0.435 ; 0.000 ; +; FPGA_CLK ; 0.454 ; 0.000 ; +----------+-------+-----------------+ @@ -172,350 +194,502 @@ No paths to report. +----------+--------+-------------------------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+-------------------------------+ -; FPGA_CLK ; -3.000 ; -40.175 ; +; FPGA_CLK ; 19.618 ; 0.000 ; +----------+--------+-------------------------------+ -+----------------------------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 85C Model Setup: 'FPGA_CLK' ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.954 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.876 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.947 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.869 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.821 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.253 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.809 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 4.241 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.743 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.665 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.674 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.596 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.665 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.587 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.610 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.532 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.557 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.479 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.546 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.978 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.535 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.569 ; 3.967 ; -; -3.484 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.876 ; -; -3.484 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.876 ; -; -3.484 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.876 ; -; -3.484 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.876 ; -; -3.477 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.869 ; -; -3.477 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.869 ; -; -3.477 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.869 ; -; -3.477 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.391 ; 4.869 ; -; -3.475 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.397 ; -; -3.475 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.397 ; -; -3.475 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.397 ; -; -3.475 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.079 ; 4.397 ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 85C Model Setup: 'FPGA_CLK' ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.637 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.288 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.669 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.256 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.835 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.076 ; 6.090 ; +; 33.931 ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.477 ; 5.593 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 33.982 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.940 ; +; 34.070 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.859 ; +; 34.080 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.849 ; +; 34.081 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.848 ; +; 34.081 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.848 ; +; 34.105 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.824 ; +; 34.107 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.822 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.121 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.801 ; +; 34.128 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.801 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.153 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.769 ; +; 34.303 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.626 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.319 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.079 ; 5.603 ; +; 34.356 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.573 ; +; 34.366 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.563 ; +; 34.367 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.562 ; +; 34.367 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.562 ; +; 34.391 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.538 ; +; 34.393 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.536 ; +; 34.414 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.072 ; 5.515 ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 85C Model Hold: 'FPGA_CLK' ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; 0.435 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 0.746 ; -; 0.611 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.392 ; -; 0.612 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.393 ; -; 0.620 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.402 ; -; 0.629 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.411 ; -; 0.629 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.410 ; -; 0.726 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.037 ; -; 0.729 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.040 ; -; 0.729 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.039 ; -; 0.730 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.041 ; -; 0.730 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.041 ; -; 0.731 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.041 ; -; 0.731 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.041 ; -; 0.732 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.042 ; -; 0.733 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.043 ; -; 0.742 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.523 ; -; 0.744 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.054 ; -; 0.746 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.037 ; -; 0.746 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.056 ; -; 0.748 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.039 ; -; 0.749 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; -; 0.750 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.041 ; -; 0.751 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.532 ; -; 0.758 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.540 ; -; 0.760 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.541 ; -; 0.760 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.542 ; -; 0.763 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.054 ; -; 0.766 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.057 ; -; 0.767 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.549 ; -; 0.769 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.551 ; -; 0.769 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.550 ; -; 0.771 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.062 ; -; 0.776 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.558 ; -; 0.785 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.567 ; -; 0.809 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.590 ; -; 0.858 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.639 ; -; 0.882 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.663 ; -; 0.891 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.672 ; -; 0.892 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.673 ; -; 0.898 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.680 ; -; 0.900 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.682 ; -; 0.900 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.681 ; -; 0.906 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.688 ; -; 0.907 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.689 ; -; 0.909 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.690 ; -; 0.915 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.697 ; -; 0.916 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.697 ; -; 0.916 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.698 ; -; 0.925 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.707 ; -; 0.959 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.250 ; -; 0.960 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.741 ; -; 0.963 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.744 ; -; 0.966 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.257 ; -; 0.973 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.264 ; -; 0.978 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.269 ; -; 0.979 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.270 ; -; 0.986 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.767 ; -; 1.023 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.804 ; -; 1.032 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.813 ; -; 1.038 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.820 ; -; 1.046 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.828 ; -; 1.055 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.837 ; -; 1.056 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.838 ; -; 1.057 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.838 ; -; 1.081 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.392 ; -; 1.085 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.395 ; -; 1.085 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.395 ; -; 1.090 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.400 ; -; 1.091 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.402 ; -; 1.093 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.403 ; -; 1.094 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.404 ; -; 1.098 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.408 ; -; 1.099 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.409 ; -; 1.100 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.411 ; -; 1.103 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.413 ; -; 1.103 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.884 ; -; 1.110 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.401 ; -; 1.117 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.898 ; -; 1.118 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.409 ; -; 1.122 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.903 ; -; 1.126 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.417 ; -; 1.127 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.418 ; -; 1.136 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.427 ; -; 1.138 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.919 ; -; 1.163 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.944 ; -; 1.165 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.571 ; 1.948 ; -; 1.167 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.477 ; -; 1.172 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.953 ; -; 1.186 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.968 ; -; 1.195 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.977 ; -; 1.195 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.977 ; -; 1.195 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.570 ; 1.977 ; -; 1.197 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.569 ; 1.978 ; -; 1.212 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.523 ; -; 1.216 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.526 ; -; 1.216 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.526 ; -; 1.221 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.532 ; -; 1.223 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.534 ; -; 1.225 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.098 ; 1.535 ; -; 1.231 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.099 ; 1.542 ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 85C Model Hold: 'FPGA_CLK' ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; 0.454 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.746 ; +; 0.455 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 0.746 ; +; 0.502 ; RAM:inst3|memory_rtl_0_bypass[18] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.794 ; +; 0.502 ; RAM:inst3|memory_rtl_0_bypass[19] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.794 ; +; 0.502 ; RAM:inst3|memory_rtl_0_bypass[22] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.794 ; +; 0.504 ; RAM:inst3|memory_rtl_0_bypass[24] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.796 ; +; 0.529 ; RAM:inst3|addr[6] ; RAM:inst3|memory_rtl_0_bypass[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 0.820 ; +; 0.643 ; RAM:inst3|memory_rtl_0_bypass[20] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.935 ; +; 0.644 ; RAM:inst3|memory_rtl_0_bypass[21] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.936 ; +; 0.695 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.987 ; +; 0.695 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 0.987 ; +; 0.725 ; RAM:inst3|addr[7] ; RAM:inst3|memory_rtl_0_bypass[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.016 ; +; 0.741 ; RAM:inst3|memory_rtl_0_bypass[23] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 1.033 ; +; 0.742 ; RAM:inst3|memory_rtl_0_bypass[17] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 1.034 ; +; 0.746 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.037 ; +; 0.746 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.037 ; +; 0.746 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.037 ; +; 0.746 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.037 ; +; 0.747 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.038 ; +; 0.749 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.749 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.749 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.749 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.749 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.749 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.040 ; +; 0.750 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.041 ; +; 0.750 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.041 ; +; 0.750 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.041 ; +; 0.750 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.041 ; +; 0.752 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.043 ; +; 0.752 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.043 ; +; 0.763 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.054 ; +; 0.765 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.056 ; +; 0.766 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.057 ; +; 0.771 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.062 ; +; 0.773 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.064 ; +; 0.775 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.066 ; +; 0.775 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.066 ; +; 0.785 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 1.077 ; +; 0.786 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 1.078 ; +; 0.814 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.080 ; 1.106 ; +; 0.854 ; RAM:inst3|addr[5] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.483 ; 1.591 ; +; 0.939 ; RAM:inst3|addr[4] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.483 ; 1.676 ; +; 1.027 ; RAM:inst3|addr[2] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.483 ; 1.764 ; +; 1.070 ; RAM:inst3|addr[7] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.483 ; 1.807 ; +; 1.101 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.392 ; +; 1.101 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.392 ; +; 1.101 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.392 ; +; 1.102 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.393 ; +; 1.103 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.394 ; +; 1.103 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.394 ; +; 1.104 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.395 ; +; 1.104 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.395 ; +; 1.104 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.076 ; 1.392 ; +; 1.110 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.401 ; +; 1.110 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.401 ; +; 1.110 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.401 ; +; 1.111 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.402 ; +; 1.111 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.402 ; +; 1.111 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.402 ; +; 1.113 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.404 ; +; 1.113 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.404 ; +; 1.117 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.408 ; +; 1.119 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.410 ; +; 1.119 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.410 ; +; 1.120 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.411 ; +; 1.120 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.411 ; +; 1.120 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.411 ; +; 1.122 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.413 ; +; 1.122 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.076 ; 1.410 ; +; 1.126 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.417 ; +; 1.126 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.417 ; +; 1.127 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.418 ; +; 1.135 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.426 ; +; 1.136 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.427 ; +; 1.136 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.427 ; +; 1.136 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.427 ; +; 1.145 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.436 ; +; 1.145 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.436 ; +; 1.230 ; RAM:inst3|we0Prev ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_we_reg ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.471 ; 1.955 ; +; 1.232 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.523 ; +; 1.232 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.523 ; +; 1.232 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.523 ; +; 1.233 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.524 ; +; 1.234 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.525 ; +; 1.234 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.525 ; +; 1.235 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.526 ; +; 1.235 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.526 ; +; 1.235 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.076 ; 1.523 ; +; 1.241 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.532 ; +; 1.241 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.532 ; +; 1.242 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.533 ; +; 1.243 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.534 ; +; 1.243 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.534 ; +; 1.244 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.535 ; +; 1.244 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.076 ; 1.532 ; +; 1.244 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.076 ; 1.532 ; +; 1.248 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.539 ; +; 1.250 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.541 ; +; 1.250 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.079 ; 1.541 ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ -+--------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 85C Model Minimum Pulse Width: 'FPGA_CLK' ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; -3.000 ; 1.000 ; 4.000 ; Port Rate ; FPGA_CLK ; Rise ; FPGA_CLK ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; 0.258 ; 0.446 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; 0.265 ; 0.453 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.325 ; 0.545 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; 0.325 ; 0.545 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; 0.325 ; 0.545 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; 0.325 ; 0.545 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; 0.325 ; 0.545 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; 0.326 ; 0.546 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; 0.332 ; 0.552 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; 0.385 ; 0.385 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|o ; -; 0.395 ; 0.395 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|inclk[0] ; -; 0.395 ; 0.395 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|outclk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[0]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[15]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[16]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[17]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[18]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[1]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[2]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[4]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[5]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[7]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[8]|clk ; -; 0.398 ; 0.398 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[9]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[10]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[11]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[12]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[13]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[14]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[19]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[20]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[21]|clk ; -; 0.405 ; 0.405 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[22]|clk ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 85C Model Minimum Pulse Width: 'FPGA_CLK' ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; 19.618 ; 19.853 ; 0.235 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~portb_address_reg0 ; +; 19.619 ; 19.854 ; 0.235 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; +; 19.619 ; 19.854 ; 0.235 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_we_reg ; +; 19.621 ; 19.856 ; 0.235 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_datain_reg0 ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; +; 19.757 ; 19.945 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|ce0Prev ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~reg0 ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[0] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[17] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[18] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[19] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[1] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[20] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[21] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[22] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[23] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[24] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[3] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[5] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[7] ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|oe0Prev ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Reading ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Waiting ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Writing ; +; 19.758 ; 19.946 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|we0Prev ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~en ; +; 19.759 ; 19.947 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~en ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[0] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[1] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[2] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[3] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[4] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[5] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[6] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[7] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[10] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[11] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[12] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[13] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[14] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[15] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[16] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[2] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[4] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[6] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[8] ; +; 19.760 ; 19.948 ; 0.188 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[9] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[0] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[1] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[2] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[3] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[4] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[5] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[6] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[7] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[10] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[11] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[12] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[13] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[14] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[15] ; +; 19.830 ; 20.050 ; 0.220 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[16] ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ -+------------------------------------------------------------------------+ -; Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 7.359 ; 7.560 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++-------------------------------------------------------------------------+ +; Setup Times ; ++-------------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+-------+-------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; 4.276 ; 4.467 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; 3.265 ; 3.408 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; 3.595 ; 3.838 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; 3.758 ; 4.009 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; 3.867 ; 4.116 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; 4.197 ; 4.467 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; 4.276 ; 4.446 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; 3.546 ; 3.843 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; 3.041 ; 3.255 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; 2.611 ; 2.949 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 2.367 ; 2.631 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 2.611 ; 2.949 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 2.576 ; 2.925 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 2.580 ; 2.915 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 2.384 ; 2.721 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 2.368 ; 2.710 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 2.314 ; 2.657 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 2.351 ; 2.677 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; 6.739 ; 6.730 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; 5.549 ; 5.716 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; 5.354 ; 5.775 ; Rise ; FPGA_CLK ; ++-------------+------------+-------+-------+------------+-----------------+ -+------------------------------------------------------------------------+ -; Minimum Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 7.176 ; 7.373 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++---------------------------------------------------------------------------+ +; Hold Times ; ++-------------+------------+--------+--------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+--------+--------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; -1.818 ; -2.116 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; -1.985 ; -2.228 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; -2.253 ; -2.575 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; -2.425 ; -2.773 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; -2.520 ; -2.839 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; -2.118 ; -2.492 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; -2.399 ; -2.691 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; -2.207 ; -2.527 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; -1.818 ; -2.116 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; -1.154 ; -1.422 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; -1.154 ; -1.422 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; -1.302 ; -1.642 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; -1.611 ; -1.913 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; -1.577 ; -1.881 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; -1.251 ; -1.594 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; -1.257 ; -1.614 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; -1.251 ; -1.595 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; -1.565 ; -1.858 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; -1.930 ; -2.329 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; -2.141 ; -2.437 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; -1.920 ; -2.176 ; Rise ; FPGA_CLK ; ++-------------+------------+--------+--------+------------+-----------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 9.467 ; 8.950 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 7.009 ; 6.766 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 7.283 ; 6.997 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 7.398 ; 7.139 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.316 ; 7.015 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 8.372 ; 8.094 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 8.254 ; 7.936 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 9.467 ; 8.950 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.543 ; 7.354 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 7.494 ; 7.753 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 2.701 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 2.542 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 2.700 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 2.541 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Minimum Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 6.845 ; 6.608 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.845 ; 6.608 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 7.110 ; 6.830 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 7.219 ; 6.966 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.141 ; 6.848 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 8.154 ; 7.882 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 8.040 ; 7.730 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 9.294 ; 8.778 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.358 ; 7.172 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 7.306 ; 7.558 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 2.230 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 2.073 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 2.229 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 2.072 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++-----------------------------------------------------------------------+ +; Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 7.139 ; 7.139 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 7.139 ; 7.139 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 7.496 ; 7.496 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 7.439 ; 7.439 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.482 ; 7.482 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 8.096 ; 8.096 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 8.123 ; 8.123 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 7.745 ; 7.745 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.864 ; 7.864 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-----------------------------------------------------------------------+ +; Minimum Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.449 ; 6.495 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.449 ; 6.495 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.792 ; 6.838 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.738 ; 6.784 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.779 ; 6.825 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.367 ; 7.413 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.394 ; 7.440 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 7.031 ; 7.077 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.145 ; 7.191 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.753 ; 7.013 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.753 ; 7.013 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 7.029 ; 7.289 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.990 ; 7.250 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.010 ; 7.270 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.705 ; 7.965 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.724 ; 7.984 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 7.386 ; 7.646 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.419 ; 7.679 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Minimum Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.328 ; 6.328 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.328 ; 6.328 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.593 ; 6.593 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.556 ; 6.556 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.575 ; 6.575 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.241 ; 7.241 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.260 ; 7.260 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 6.935 ; 6.935 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 6.967 ; 6.967 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ ---------------------------------------------- @@ -524,13 +698,13 @@ No paths to report. No synchronizer chains to report. -+-------------------------------------------------+ -; Slow 1200mV 0C Model Fmax Summary ; -+-----------+-----------------+------------+------+ -; Fmax ; Restricted Fmax ; Clock Name ; Note ; -+-----------+-----------------+------------+------+ -; 214.5 MHz ; 214.5 MHz ; FPGA_CLK ; ; -+-----------+-----------------+------------+------+ ++--------------------------------------------------+ +; Slow 1200mV 0C Model Fmax Summary ; ++------------+-----------------+------------+------+ +; Fmax ; Restricted Fmax ; Clock Name ; Note ; ++------------+-----------------+------------+------+ +; 169.32 MHz ; 169.32 MHz ; FPGA_CLK ; ; ++------------+-----------------+------------+------+ This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis. @@ -539,7 +713,7 @@ This panel reports FMAX for every clock in the design, regardless of the user-sp +----------+--------+----------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+----------------+ -; FPGA_CLK ; -3.662 ; -77.889 ; +; FPGA_CLK ; 34.094 ; 0.000 ; +----------+--------+----------------+ @@ -548,7 +722,7 @@ This panel reports FMAX for every clock in the design, regardless of the user-sp +----------+-------+----------------+ ; Clock ; Slack ; End Point TNS ; +----------+-------+----------------+ -; FPGA_CLK ; 0.384 ; 0.000 ; +; FPGA_CLK ; 0.402 ; 0.000 ; +----------+-------+----------------+ @@ -569,350 +743,502 @@ No paths to report. +----------+--------+------------------------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+------------------------------+ -; FPGA_CLK ; -3.000 ; -40.175 ; +; FPGA_CLK ; 19.600 ; 0.000 ; +----------+--------+------------------------------+ -+----------------------------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 0C Model Setup: 'FPGA_CLK' ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.662 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.593 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.657 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.588 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.562 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.023 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.553 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 4.014 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.484 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.415 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.394 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.325 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.386 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.317 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.361 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.292 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.289 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.750 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.285 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.216 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.279 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.541 ; 3.740 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.227 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.071 ; 4.158 ; -; -3.210 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.381 ; 4.593 ; -; -3.210 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.381 ; 4.593 ; -; -3.210 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.381 ; 4.593 ; -; -3.210 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.381 ; 4.593 ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 0C Model Setup: 'FPGA_CLK' ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.094 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.839 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.109 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.824 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.258 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.069 ; 5.675 ; +; 34.338 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.599 ; +; 34.343 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.594 ; +; 34.343 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.594 ; +; 34.344 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.593 ; +; 34.363 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.574 ; +; 34.365 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.572 ; +; 34.375 ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.421 ; 5.206 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.378 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.553 ; +; 34.382 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.555 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.411 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.535 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.396 ; +; 34.551 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.386 ; +; 34.600 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.337 ; +; 34.605 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.332 ; +; 34.605 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.332 ; +; 34.606 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.331 ; +; 34.625 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.312 ; +; 34.627 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.310 ; +; 34.644 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.065 ; 5.293 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; +; 34.684 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.071 ; 5.247 ; ++--------+--------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 0C Model Hold: 'FPGA_CLK' ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; 0.384 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.669 ; -; 0.545 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.283 ; -; 0.546 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.282 ; -; 0.551 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.287 ; -; 0.560 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.298 ; -; 0.563 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.299 ; -; 0.643 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.379 ; -; 0.651 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.389 ; -; 0.667 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.404 ; -; 0.667 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.405 ; -; 0.670 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.406 ; -; 0.676 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.089 ; 0.960 ; -; 0.678 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.963 ; -; 0.679 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.089 ; 0.963 ; -; 0.679 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.964 ; -; 0.679 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.964 ; -; 0.680 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.089 ; 0.964 ; -; 0.680 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.418 ; -; 0.680 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.418 ; -; 0.682 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.420 ; -; 0.682 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.089 ; 0.966 ; -; 0.682 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.967 ; -; 0.683 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.968 ; -; 0.684 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.421 ; -; 0.689 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.974 ; -; 0.693 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 0.978 ; -; 0.694 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.960 ; -; 0.694 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.430 ; -; 0.697 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.963 ; -; 0.697 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.435 ; -; 0.698 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.964 ; -; 0.699 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.965 ; -; 0.708 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.974 ; -; 0.713 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.979 ; -; 0.716 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.982 ; -; 0.764 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.501 ; -; 0.773 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.511 ; -; 0.785 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.523 ; -; 0.789 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.527 ; -; 0.789 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.526 ; -; 0.789 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.525 ; -; 0.791 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.527 ; -; 0.791 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.528 ; -; 0.795 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.531 ; -; 0.802 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.540 ; -; 0.802 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.540 ; -; 0.806 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.543 ; -; 0.810 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.548 ; -; 0.819 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.557 ; -; 0.826 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.562 ; -; 0.868 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.134 ; -; 0.872 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.138 ; -; 0.872 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.138 ; -; 0.884 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.150 ; -; 0.886 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.622 ; -; 0.892 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.158 ; -; 0.892 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.628 ; -; 0.895 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.633 ; -; 0.899 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.635 ; -; 0.907 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.645 ; -; 0.911 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.647 ; -; 0.916 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.653 ; -; 0.924 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.662 ; -; 0.932 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.670 ; -; 0.997 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.282 ; -; 0.998 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.283 ; -; 0.999 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.089 ; 1.283 ; -; 1.001 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.286 ; -; 1.002 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.287 ; -; 1.002 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.287 ; -; 1.003 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.288 ; -; 1.007 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.744 ; -; 1.013 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.298 ; -; 1.013 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.298 ; -; 1.013 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.298 ; -; 1.013 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.750 ; -; 1.016 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.301 ; -; 1.018 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.284 ; -; 1.018 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.754 ; -; 1.020 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.756 ; -; 1.029 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.767 ; -; 1.030 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.296 ; -; 1.030 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.296 ; -; 1.031 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.316 ; -; 1.032 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.769 ; -; 1.035 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.771 ; -; 1.038 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.304 ; -; 1.038 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.542 ; 1.775 ; -; 1.039 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.777 ; -; 1.047 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.313 ; -; 1.084 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.541 ; 1.820 ; -; 1.085 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.823 ; -; 1.085 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.823 ; -; 1.085 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.543 ; 1.823 ; -; 1.094 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.379 ; -; 1.100 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.385 ; -; 1.100 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.385 ; -; 1.118 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.384 ; -; 1.119 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.404 ; -; 1.120 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.090 ; 1.405 ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 0C Model Hold: 'FPGA_CLK' ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; 0.402 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.669 ; +; 0.404 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.070 ; 0.669 ; +; 0.470 ; RAM:inst3|memory_rtl_0_bypass[18] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.737 ; +; 0.470 ; RAM:inst3|memory_rtl_0_bypass[19] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.737 ; +; 0.470 ; RAM:inst3|memory_rtl_0_bypass[22] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.737 ; +; 0.472 ; RAM:inst3|memory_rtl_0_bypass[24] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.739 ; +; 0.494 ; RAM:inst3|addr[6] ; RAM:inst3|memory_rtl_0_bypass[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.760 ; +; 0.599 ; RAM:inst3|memory_rtl_0_bypass[20] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.866 ; +; 0.600 ; RAM:inst3|memory_rtl_0_bypass[21] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.867 ; +; 0.648 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.915 ; +; 0.650 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.917 ; +; 0.670 ; RAM:inst3|addr[7] ; RAM:inst3|memory_rtl_0_bypass[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.936 ; +; 0.687 ; RAM:inst3|memory_rtl_0_bypass[23] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.954 ; +; 0.688 ; RAM:inst3|memory_rtl_0_bypass[17] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 0.955 ; +; 0.693 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.959 ; +; 0.694 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.960 ; +; 0.694 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.960 ; +; 0.695 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.961 ; +; 0.695 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.961 ; +; 0.696 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.962 ; +; 0.696 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.962 ; +; 0.697 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.963 ; +; 0.697 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.963 ; +; 0.697 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.963 ; +; 0.698 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.964 ; +; 0.698 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.964 ; +; 0.698 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.964 ; +; 0.699 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.965 ; +; 0.699 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.965 ; +; 0.701 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.967 ; +; 0.701 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.967 ; +; 0.708 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.974 ; +; 0.711 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.977 ; +; 0.713 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.979 ; +; 0.714 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.980 ; +; 0.721 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.987 ; +; 0.722 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.988 ; +; 0.724 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 0.990 ; +; 0.741 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 1.008 ; +; 0.742 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 1.009 ; +; 0.760 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.072 ; 1.027 ; +; 0.795 ; RAM:inst3|addr[5] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.427 ; 1.452 ; +; 0.869 ; RAM:inst3|addr[4] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.427 ; 1.526 ; +; 0.933 ; RAM:inst3|addr[2] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.427 ; 1.590 ; +; 0.985 ; RAM:inst3|addr[7] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.427 ; 1.642 ; +; 1.014 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.280 ; +; 1.015 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.281 ; +; 1.016 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.282 ; +; 1.017 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.283 ; +; 1.017 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.283 ; +; 1.017 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.283 ; +; 1.018 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.284 ; +; 1.018 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.284 ; +; 1.018 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.069 ; 1.282 ; +; 1.018 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.284 ; +; 1.018 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.284 ; +; 1.020 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.286 ; +; 1.020 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.286 ; +; 1.020 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.286 ; +; 1.021 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.287 ; +; 1.021 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.287 ; +; 1.022 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.288 ; +; 1.028 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.294 ; +; 1.029 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.295 ; +; 1.030 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.296 ; +; 1.032 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.298 ; +; 1.032 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.298 ; +; 1.032 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.298 ; +; 1.033 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.299 ; +; 1.034 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.300 ; +; 1.035 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.069 ; 1.299 ; +; 1.035 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.301 ; +; 1.036 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.302 ; +; 1.040 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.306 ; +; 1.041 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.307 ; +; 1.045 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.311 ; +; 1.047 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.313 ; +; 1.055 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.321 ; +; 1.056 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.322 ; +; 1.111 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.377 ; +; 1.113 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.379 ; +; 1.113 ; RAM:inst3|we0Prev ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_we_reg ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.416 ; 1.759 ; +; 1.115 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.069 ; 1.379 ; +; 1.115 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.381 ; +; 1.115 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.381 ; +; 1.117 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.383 ; +; 1.117 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.383 ; +; 1.119 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.385 ; +; 1.119 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.385 ; +; 1.126 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.392 ; +; 1.131 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.397 ; +; 1.136 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.402 ; +; 1.138 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.404 ; +; 1.139 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.405 ; +; 1.139 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.069 ; 1.403 ; +; 1.139 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.405 ; +; 1.139 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.405 ; +; 1.140 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.406 ; +; 1.140 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.071 ; 1.406 ; +; 1.140 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.069 ; 1.404 ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ -+--------------------------------------------------------------------------------------------------------------------+ -; Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; -3.000 ; 1.000 ; 4.000 ; Port Rate ; FPGA_CLK ; Rise ; FPGA_CLK ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; -1.487 ; 1.000 ; 2.487 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; 0.253 ; 0.437 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; 0.293 ; 0.509 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; 0.301 ; 0.485 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; 0.343 ; 0.559 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; 0.385 ; 0.385 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|o ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[0]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[15]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[16]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[17]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[18]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[1]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[2]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[4]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[5]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[7]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[8]|clk ; -; 0.386 ; 0.386 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[9]|clk ; -; 0.388 ; 0.388 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|inclk[0] ; -; 0.388 ; 0.388 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|outclk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[10]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[11]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[12]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[13]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[14]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[19]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[20]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[21]|clk ; -; 0.434 ; 0.434 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[22]|clk ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; 19.600 ; 19.830 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~portb_address_reg0 ; +; 19.602 ; 19.832 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; +; 19.602 ; 19.832 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_we_reg ; +; 19.604 ; 19.834 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_datain_reg0 ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; +; 19.752 ; 19.936 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|ce0Prev ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~reg0 ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[0] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[17] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[18] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[19] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[1] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[20] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[21] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[22] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[23] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[24] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[3] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[5] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[7] ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|oe0Prev ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Reading ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Waiting ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Writing ; +; 19.753 ; 19.937 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|we0Prev ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~en ; +; 19.754 ; 19.938 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~en ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[0] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[1] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[2] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[3] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[4] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[5] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[6] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[7] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[13] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[14] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[15] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[16] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[2] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[4] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[6] ; +; 19.755 ; 19.939 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[8] ; +; 19.756 ; 19.940 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; +; 19.756 ; 19.940 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[10] ; +; 19.756 ; 19.940 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[11] ; +; 19.756 ; 19.940 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[12] ; +; 19.756 ; 19.940 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[9] ; +; 19.830 ; 19.830 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; 19.830 ; 19.830 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; 19.830 ; 19.830 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|observablevcoout ; +; 19.840 ; 20.056 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[10] ; +; 19.840 ; 20.056 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[11] ; +; 19.840 ; 20.056 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[12] ; +; 19.840 ; 20.056 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[9] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[0] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[1] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[2] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[3] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[4] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[5] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[6] ; +; 19.841 ; 20.057 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[7] ; ++--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+ -+------------------------------------------------------------------------+ -; Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 6.960 ; 7.231 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++-------------------------------------------------------------------------+ +; Setup Times ; ++-------------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+-------+-------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; 3.960 ; 3.902 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; 3.040 ; 2.981 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; 3.344 ; 3.351 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; 3.512 ; 3.513 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; 3.597 ; 3.603 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; 3.884 ; 3.902 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; 3.960 ; 3.872 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; 3.246 ; 3.353 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; 2.840 ; 2.829 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; 2.350 ; 2.536 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 2.128 ; 2.251 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 2.350 ; 2.536 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 2.317 ; 2.512 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 2.324 ; 2.513 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 2.143 ; 2.310 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 2.135 ; 2.330 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 2.075 ; 2.264 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 2.120 ; 2.274 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; 6.299 ; 5.970 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; 5.164 ; 5.023 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; 4.823 ; 5.232 ; Rise ; FPGA_CLK ; ++-------------+------------+-------+-------+------------+-----------------+ -+------------------------------------------------------------------------+ -; Minimum Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 6.795 ; 7.059 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++---------------------------------------------------------------------------+ +; Hold Times ; ++-------------+------------+--------+--------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+--------+--------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; -1.650 ; -1.774 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; -1.802 ; -1.900 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; -2.045 ; -2.196 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; -2.218 ; -2.386 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; -2.299 ; -2.434 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; -1.924 ; -2.131 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; -2.182 ; -2.322 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; -1.996 ; -2.165 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; -1.650 ; -1.774 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; -1.059 ; -1.193 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; -1.059 ; -1.193 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; -1.183 ; -1.385 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; -1.484 ; -1.629 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; -1.439 ; -1.610 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; -1.132 ; -1.340 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; -1.142 ; -1.382 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; -1.133 ; -1.352 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; -1.440 ; -1.576 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; -1.733 ; -1.984 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; -1.944 ; -2.061 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; -1.723 ; -1.852 ; Rise ; FPGA_CLK ; ++-------------+------------+--------+--------+------------+-----------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 9.162 ; 8.528 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.717 ; 6.373 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.992 ; 6.576 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 7.083 ; 6.723 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.019 ; 6.593 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 8.019 ; 7.595 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.909 ; 7.430 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 9.162 ; 8.528 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.215 ; 6.910 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 7.022 ; 7.427 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 2.836 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 2.656 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 2.836 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 2.656 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Minimum Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 6.567 ; 6.233 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.567 ; 6.233 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.832 ; 6.428 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.919 ; 6.569 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.858 ; 6.444 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.817 ; 7.405 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.711 ; 7.247 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 9.003 ; 8.375 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.045 ; 6.747 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 6.856 ; 7.249 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 2.424 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 2.247 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 2.424 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 2.247 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++-----------------------------------------------------------------------+ +; Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.481 ; 6.481 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.481 ; 6.481 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.835 ; 6.835 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.782 ; 6.782 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.820 ; 6.820 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.396 ; 7.396 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.422 ; 7.422 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 7.064 ; 7.064 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.206 ; 7.206 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-----------------------------------------------------------------------+ +; Minimum Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.016 ; 6.016 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.016 ; 6.016 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.357 ; 6.357 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.305 ; 6.305 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.342 ; 6.342 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 6.895 ; 6.895 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 6.919 ; 6.919 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 6.575 ; 6.575 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 6.711 ; 6.711 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 6.160 ; 6.259 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 6.160 ; 6.259 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.403 ; 6.502 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.370 ; 6.469 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.392 ; 6.491 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 7.006 ; 7.105 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 7.026 ; 7.125 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 6.733 ; 6.832 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 6.752 ; 6.851 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Minimum Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 5.803 ; 5.934 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 5.803 ; 5.934 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 6.037 ; 6.168 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 6.005 ; 6.136 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 6.026 ; 6.157 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 6.615 ; 6.746 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 6.634 ; 6.765 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 6.353 ; 6.484 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 6.371 ; 6.502 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ --------------------------------------------- @@ -926,7 +1252,7 @@ No synchronizer chains to report. +----------+--------+----------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+----------------+ -; FPGA_CLK ; -1.072 ; -20.939 ; +; FPGA_CLK ; 37.258 ; 0.000 ; +----------+--------+----------------+ @@ -935,7 +1261,7 @@ No synchronizer chains to report. +----------+-------+----------------+ ; Clock ; Slack ; End Point TNS ; +----------+-------+----------------+ -; FPGA_CLK ; 0.179 ; 0.000 ; +; FPGA_CLK ; 0.186 ; 0.000 ; +----------+-------+----------------+ @@ -956,350 +1282,502 @@ No paths to report. +----------+--------+------------------------------+ ; Clock ; Slack ; End Point TNS ; +----------+--------+------------------------------+ -; FPGA_CLK ; -3.000 ; -35.949 ; +; FPGA_CLK ; 19.206 ; 0.000 ; +----------+--------+------------------------------+ -+----------------------------------------------------------------------------------------------------------------------------------------+ -; Fast 1200mV 0C Model Setup: 'FPGA_CLK' ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.072 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.022 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.071 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 2.021 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.022 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.775 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -1.004 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.757 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.985 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.935 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.969 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.919 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.927 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.877 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.906 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.856 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.894 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.647 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.892 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.234 ; 1.645 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.889 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; -0.037 ; 1.839 ; -; -0.883 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.152 ; 2.022 ; -; -0.883 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.152 ; 2.022 ; -; -0.883 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.152 ; 2.022 ; -; -0.883 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 1.000 ; 0.152 ; 2.022 ; -+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++----------------------------------------------------------------------------------------------------------------------------------------------+ +; Fast 1200mV 0C Model Setup: 'FPGA_CLK' ; ++--------+----------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++--------+----------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.258 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.695 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.276 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.677 ; +; 37.349 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.609 ; +; 37.353 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.605 ; +; 37.354 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.604 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.358 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.034 ; 2.595 ; +; 37.362 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.596 ; +; 37.363 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.595 ; +; 37.363 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.595 ; +; 37.366 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.592 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.415 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.536 ; +; 37.445 ; RAM:inst3|memory_rtl_0_bypass[6] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.513 ; +; 37.490 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.468 ; +; 37.494 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.464 ; +; 37.495 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.463 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.448 ; +; 37.503 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.455 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.447 ; +; 37.504 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.454 ; +; 37.504 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.454 ; +; 37.507 ; RAM:inst3|memory_rtl_0_bypass[2] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.451 ; +; 37.524 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.434 ; +; 37.528 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.430 ; +; 37.529 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.429 ; +; 37.537 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.421 ; +; 37.538 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.420 ; +; 37.538 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.420 ; +; 37.541 ; RAM:inst3|memory_rtl_0_bypass[8] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.029 ; 2.417 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; +; 37.586 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 40.000 ; -0.036 ; 2.365 ; ++--------+----------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Fast 1200mV 0C Model Hold: 'FPGA_CLK' ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ -; 0.179 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.044 ; 0.307 ; -; 0.248 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.566 ; -; 0.250 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.568 ; -; 0.259 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.577 ; -; 0.262 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.580 ; -; 0.263 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.581 ; -; 0.288 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.417 ; -; 0.289 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.418 ; -; 0.289 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.418 ; -; 0.290 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.419 ; -; 0.290 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.419 ; -; 0.291 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.420 ; -; 0.291 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.420 ; -; 0.292 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.421 ; -; 0.292 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.421 ; -; 0.296 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.417 ; -; 0.296 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.425 ; -; 0.298 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.419 ; -; 0.298 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.427 ; -; 0.299 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.420 ; -; 0.299 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; -; 0.305 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.425 ; -; 0.308 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.428 ; -; 0.309 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.429 ; -; 0.311 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.629 ; -; 0.314 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.632 ; -; 0.319 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.637 ; -; 0.322 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.640 ; -; 0.325 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.643 ; -; 0.326 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.644 ; -; 0.328 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.646 ; -; 0.329 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.647 ; -; 0.332 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.650 ; -; 0.334 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.652 ; -; 0.337 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.655 ; -; 0.340 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.658 ; -; 0.371 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.492 ; -; 0.371 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.492 ; -; 0.373 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.494 ; -; 0.376 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.497 ; -; 0.377 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.695 ; -; 0.380 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.501 ; -; 0.380 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.698 ; -; 0.382 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.700 ; -; 0.385 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.703 ; -; 0.388 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.706 ; -; 0.388 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.706 ; -; 0.389 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.707 ; -; 0.389 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.707 ; -; 0.391 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.709 ; -; 0.392 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.710 ; -; 0.392 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.710 ; -; 0.395 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.713 ; -; 0.398 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.716 ; -; 0.400 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.718 ; -; 0.401 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.719 ; -; 0.403 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.721 ; -; 0.437 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.566 ; -; 0.439 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.568 ; -; 0.440 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.569 ; -; 0.445 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.763 ; -; 0.445 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.574 ; -; 0.447 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.576 ; -; 0.447 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.576 ; -; 0.448 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.766 ; -; 0.450 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.579 ; -; 0.450 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.579 ; -; 0.450 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.579 ; -; 0.450 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.579 ; -; 0.450 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.579 ; -; 0.451 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.769 ; -; 0.452 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.770 ; -; 0.453 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.582 ; -; 0.454 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.574 ; -; 0.455 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.773 ; -; 0.455 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.773 ; -; 0.457 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.578 ; -; 0.457 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.775 ; -; 0.458 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.578 ; -; 0.458 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.776 ; -; 0.466 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.586 ; -; 0.466 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.784 ; -; 0.467 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.785 ; -; 0.469 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.589 ; -; 0.472 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.790 ; -; 0.495 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.813 ; -; 0.495 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.813 ; -; 0.495 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.813 ; -; 0.495 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.813 ; -; 0.500 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.629 ; -; 0.502 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.631 ; -; 0.503 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.632 ; -; 0.503 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.632 ; -; 0.505 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.634 ; -; 0.506 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.635 ; -; 0.510 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.631 ; -; 0.511 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.829 ; -; 0.513 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.634 ; -; 0.513 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.045 ; 0.642 ; -; 0.514 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.234 ; 0.832 ; -+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+ ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fast 1200mV 0C Model Hold: 'FPGA_CLK' ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ +; 0.186 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.307 ; +; 0.187 ; LedBlink:inst2|ledBuf ; LedBlink:inst2|ledBuf ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.307 ; +; 0.193 ; RAM:inst3|memory_rtl_0_bypass[18] ; RAM:inst3|data0[1]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.313 ; +; 0.194 ; RAM:inst3|memory_rtl_0_bypass[19] ; RAM:inst3|data0[2]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.314 ; +; 0.194 ; RAM:inst3|memory_rtl_0_bypass[22] ; RAM:inst3|data0[5]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.314 ; +; 0.196 ; RAM:inst3|memory_rtl_0_bypass[24] ; RAM:inst3|data0[7]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.316 ; +; 0.206 ; RAM:inst3|addr[6] ; RAM:inst3|memory_rtl_0_bypass[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.326 ; +; 0.253 ; RAM:inst3|memory_rtl_0_bypass[20] ; RAM:inst3|data0[3]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.373 ; +; 0.253 ; RAM:inst3|memory_rtl_0_bypass[21] ; RAM:inst3|data0[4]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.373 ; +; 0.278 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.399 ; +; 0.278 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.399 ; +; 0.280 ; RAM:inst3|addr[7] ; RAM:inst3|memory_rtl_0_bypass[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.400 ; +; 0.294 ; RAM:inst3|memory_rtl_0_bypass[23] ; RAM:inst3|data0[6]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.414 ; +; 0.296 ; RAM:inst3|memory_rtl_0_bypass[17] ; RAM:inst3|data0[0]~reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.416 ; +; 0.297 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.417 ; +; 0.297 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.417 ; +; 0.298 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.418 ; +; 0.298 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.418 ; +; 0.298 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.418 ; +; 0.298 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.418 ; +; 0.299 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.299 ; LedBlink:inst2|counter[23] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.419 ; +; 0.300 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.420 ; +; 0.301 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.421 ; +; 0.305 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.425 ; +; 0.306 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.426 ; +; 0.307 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.427 ; +; 0.309 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.429 ; +; 0.311 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[0] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.431 ; +; 0.311 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.431 ; +; 0.312 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.432 ; +; 0.314 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Reading ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.435 ; +; 0.315 ; RAM:inst3|stateMM0.Waiting ; RAM:inst3|stateMM0.Writing ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.436 ; +; 0.329 ; RAM:inst3|ce0Prev ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.450 ; +; 0.337 ; RAM:inst3|addr[5] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.229 ; 0.670 ; +; 0.369 ; RAM:inst3|addr[4] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.229 ; 0.702 ; +; 0.408 ; RAM:inst3|addr[2] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.229 ; 0.741 ; +; 0.437 ; RAM:inst3|addr[7] ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.229 ; 0.770 ; +; 0.446 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.566 ; +; 0.447 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.567 ; +; 0.447 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.567 ; +; 0.447 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.567 ; +; 0.448 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.568 ; +; 0.448 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.568 ; +; 0.448 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.568 ; +; 0.448 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.034 ; 0.566 ; +; 0.448 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.568 ; +; 0.454 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.574 ; +; 0.456 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.576 ; +; 0.457 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.577 ; +; 0.457 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.577 ; +; 0.457 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.577 ; +; 0.457 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.577 ; +; 0.458 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[1] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.578 ; +; 0.458 ; LedBlink:inst2|counter[22] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.578 ; +; 0.458 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.578 ; +; 0.459 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.579 ; +; 0.459 ; LedBlink:inst2|counter[2] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.579 ; +; 0.460 ; LedBlink:inst2|counter[8] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.580 ; +; 0.460 ; LedBlink:inst2|counter[18] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.580 ; +; 0.460 ; LedBlink:inst2|counter[14] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.580 ; +; 0.461 ; LedBlink:inst2|counter[0] ; LedBlink:inst2|counter[2] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.581 ; +; 0.462 ; LedBlink:inst2|counter[20] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.582 ; +; 0.462 ; LedBlink:inst2|counter[10] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.034 ; 0.580 ; +; 0.464 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.584 ; +; 0.465 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.585 ; +; 0.467 ; LedBlink:inst2|counter[12] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.587 ; +; 0.468 ; LedBlink:inst2|counter[6] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.588 ; +; 0.469 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.589 ; +; 0.470 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.590 ; +; 0.472 ; LedBlink:inst2|counter[4] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.592 ; +; 0.473 ; LedBlink:inst2|counter[16] ; LedBlink:inst2|counter[18] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.593 ; +; 0.507 ; RAM:inst3|oe0Prev ; RAM:inst3|stateMM0.Waiting ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.037 ; 0.628 ; +; 0.509 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[11] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.629 ; +; 0.510 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[3] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.630 ; +; 0.510 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[9] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.630 ; +; 0.510 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[7] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.630 ; +; 0.511 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[19] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.631 ; +; 0.511 ; LedBlink:inst2|counter[21] ; LedBlink:inst2|counter[23] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.631 ; +; 0.511 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[21] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.631 ; +; 0.511 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[13] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.034 ; 0.629 ; +; 0.511 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[5] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.631 ; +; 0.513 ; LedBlink:inst2|counter[1] ; LedBlink:inst2|counter[4] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.633 ; +; 0.513 ; LedBlink:inst2|counter[7] ; LedBlink:inst2|counter[10] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.633 ; +; 0.513 ; LedBlink:inst2|counter[5] ; LedBlink:inst2|counter[8] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.633 ; +; 0.514 ; LedBlink:inst2|counter[17] ; LedBlink:inst2|counter[20] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.634 ; +; 0.514 ; LedBlink:inst2|counter[19] ; LedBlink:inst2|counter[22] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.634 ; +; 0.514 ; LedBlink:inst2|counter[9] ; LedBlink:inst2|counter[12] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.034 ; 0.632 ; +; 0.514 ; LedBlink:inst2|counter[11] ; LedBlink:inst2|counter[14] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.034 ; 0.632 ; +; 0.514 ; LedBlink:inst2|counter[3] ; LedBlink:inst2|counter[6] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.634 ; +; 0.517 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[15] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.637 ; +; 0.520 ; LedBlink:inst2|counter[13] ; LedBlink:inst2|counter[16] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.640 ; +; 0.521 ; LedBlink:inst2|counter[15] ; LedBlink:inst2|counter[17] ; FPGA_CLK ; FPGA_CLK ; 0.000 ; 0.036 ; 0.641 ; ++-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+ -+--------------------------------------------------------------------------------------------------------------------+ -; Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ -; -3.000 ; 1.000 ; 4.000 ; Port Rate ; FPGA_CLK ; Rise ; FPGA_CLK ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; -1.000 ; 1.000 ; 2.000 ; Min Period ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; -0.261 ; -0.077 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; -; -0.260 ; -0.076 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; -; -0.259 ; -0.075 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; -0.259 ; -0.075 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; -0.259 ; -0.075 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; -0.259 ; -0.075 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; -0.232 ; -0.048 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; -0.232 ; -0.048 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; -0.232 ; -0.048 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; -0.232 ; -0.048 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; -0.231 ; -0.047 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; -0.081 ; -0.081 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|ledBuf|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[12]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[13]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[14]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[19]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[20]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[21]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[22]|clk ; -; -0.080 ; -0.080 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[23]|clk ; -; -0.079 ; -0.079 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[10]|clk ; -; -0.079 ; -0.079 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[11]|clk ; -; -0.079 ; -0.079 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[3]|clk ; -; -0.079 ; -0.079 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[6]|clk ; -; -0.053 ; -0.053 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|o ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[0]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[15]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[16]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[17]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[18]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[1]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[2]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[4]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[5]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[7]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[8]|clk ; -; -0.052 ; -0.052 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|counter[9]|clk ; -; -0.041 ; -0.041 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|inclk[0] ; -; -0.041 ; -0.041 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~inputclkctrl|outclk ; -; 0.500 ; 0.500 ; 0.000 ; High Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|i ; -; 0.500 ; 0.500 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|i ; -; 0.829 ; 1.045 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; -; 0.829 ; 1.045 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; -; 0.829 ; 1.045 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; -; 0.829 ; 1.045 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; -; 0.830 ; 1.046 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; -; 0.857 ; 1.073 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; -; 0.857 ; 1.073 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; -; 0.857 ; 1.073 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; -; 0.857 ; 1.073 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; -; 0.857 ; 1.073 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; -; 0.858 ; 1.074 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; -; 0.858 ; 1.074 ; 0.216 ; High Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; -+--------+--------------+----------------+------------------+----------+------------+--------------------------------+ ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK' ; ++--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; Slack ; Actual Width ; Required Width ; Type ; Clock ; Clock Edge ; Target ; ++--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------+ +; 19.206 ; 19.436 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_address_reg0 ; +; 19.206 ; 19.436 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_we_reg ; +; 19.207 ; 19.437 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~portb_address_reg0 ; +; 19.208 ; 19.438 ; 0.230 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ram_block1a0~porta_datain_reg0 ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[12] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[13] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[14] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[15] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[16] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[17] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[18] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[19] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[20] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[21] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[22] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[23] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|ledBuf ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[0] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[1] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[2] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[3] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[4] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[5] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[6] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|addr[7] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[13] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[14] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[15] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[16] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[2] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[4] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[6] ; +; 19.270 ; 19.454 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[8] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[0] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[10] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[11] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[1] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[2] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[3] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[4] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[5] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[6] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[7] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[8] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; LedBlink:inst2|counter[9] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|ce0Prev ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[0]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[1]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[2]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[3]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[4]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[5]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[6]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~en ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|data0[7]~reg0 ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[0] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[10] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[11] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[12] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[17] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[18] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[19] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[1] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[20] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[21] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[22] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[23] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[24] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[3] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[5] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[7] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|memory_rtl_0_bypass[9] ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|oe0Prev ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Reading ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Waiting ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|stateMM0.Writing ; +; 19.271 ; 19.455 ; 0.184 ; Low Pulse Width ; FPGA_CLK ; Rise ; RAM:inst3|we0Prev ; +; 19.410 ; 19.410 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; 19.410 ; 19.410 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; 19.410 ; 19.410 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst|altpll_component|auto_generated|pll1|observablevcoout ; +; 19.447 ; 19.447 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; FPGA_CLK~input|o ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst2|ledBuf|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|ce0Prev|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[0]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[1]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[2]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[3]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[4]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[5]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[6]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|data0[7]~en|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|memory_rtl_0_bypass[0]|clk ; +; 19.449 ; 19.449 ; 0.000 ; Low Pulse Width ; FPGA_CLK ; Rise ; inst3|memory_rtl_0_bypass[1]|clk ; ++--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------+ -+------------------------------------------------------------------------+ -; Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 3.617 ; 3.589 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++-------------------------------------------------------------------------+ +; Setup Times ; ++-------------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+-------+-------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; 1.870 ; 2.790 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; 1.406 ; 2.280 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; 1.608 ; 2.521 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; 1.670 ; 2.595 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; 1.725 ; 2.665 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; 1.852 ; 2.772 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; 1.870 ; 2.790 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; 1.572 ; 2.448 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; 1.347 ; 2.217 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; 1.188 ; 2.010 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 1.055 ; 1.824 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 1.188 ; 2.010 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 1.172 ; 1.992 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 1.169 ; 1.978 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 1.110 ; 1.938 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 1.137 ; 1.962 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 1.087 ; 1.899 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 1.097 ; 1.912 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; 2.918 ; 3.911 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; 2.320 ; 3.258 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; 2.406 ; 3.114 ; Rise ; FPGA_CLK ; ++-------------+------------+-------+-------+------------+-----------------+ -+------------------------------------------------------------------------+ -; Minimum Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 3.532 ; 3.507 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++---------------------------------------------------------------------------+ +; Hold Times ; ++-------------+------------+--------+--------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+--------+--------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; -0.844 ; -1.640 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; -0.898 ; -1.692 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; -1.064 ; -1.890 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; -1.138 ; -1.979 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; -1.179 ; -2.027 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; -1.018 ; -1.859 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; -1.118 ; -1.954 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; -1.040 ; -1.852 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; -0.844 ; -1.640 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; -0.548 ; -1.342 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; -0.548 ; -1.342 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; -0.644 ; -1.456 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; -0.761 ; -1.594 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; -0.751 ; -1.571 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; -0.614 ; -1.429 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; -0.652 ; -1.468 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; -0.620 ; -1.417 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; -0.751 ; -1.567 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; -0.933 ; -1.757 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; -0.970 ; -1.777 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; -0.868 ; -1.640 ; Rise ; FPGA_CLK ; ++-------------+------------+--------+--------+------------+-----------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 5.018 ; 4.837 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 3.351 ; 3.367 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 3.472 ; 3.491 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 3.527 ; 3.561 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 3.493 ; 3.513 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 3.971 ; 4.093 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 3.867 ; 3.960 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 5.018 ; 4.837 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 3.616 ; 3.680 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 3.740 ; 3.668 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 1.381 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 1.342 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 1.380 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 1.342 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Minimum Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 3.279 ; 3.292 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 3.279 ; 3.292 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 3.395 ; 3.411 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 3.448 ; 3.479 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 3.415 ; 3.432 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 3.873 ; 3.989 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 3.774 ; 3.862 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 4.940 ; 4.754 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 3.533 ; 3.593 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 3.649 ; 3.582 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 1.151 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 1.111 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 1.150 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 1.111 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++-----------------------------------------------------------------------+ +; Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 4.112 ; 4.093 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 4.112 ; 4.093 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 4.253 ; 4.234 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 4.221 ; 4.202 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 4.244 ; 4.225 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 4.524 ; 4.505 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 4.531 ; 4.512 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 4.376 ; 4.357 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 4.420 ; 4.401 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-----------------------------------------------------------------------+ +; Minimum Output Enable Times ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-----------+------------+-------+-------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 3.172 ; 3.172 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 3.172 ; 3.172 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 3.307 ; 3.307 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 3.277 ; 3.277 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 3.299 ; 3.299 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 3.567 ; 3.567 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 3.574 ; 3.574 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 3.424 ; 3.424 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 3.467 ; 3.467 ; Rise ; FPGA_CLK ; ++-----------+------------+-------+-------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 4.168 ; 4.168 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 4.168 ; 4.168 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 4.326 ; 4.326 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 4.298 ; 4.298 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 4.320 ; 4.320 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 4.666 ; 4.666 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 4.664 ; 4.664 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 4.513 ; 4.513 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 4.530 ; 4.530 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ + + ++-------------------------------------------------------------------------------+ +; Minimum Output Disable Times ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ; ++-----------+------------+-----------+-----------+------------+-----------------+ +; Data[*] ; FPGA_CLK ; 3.226 ; 3.358 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 3.226 ; 3.358 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 3.378 ; 3.510 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 3.351 ; 3.483 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 3.372 ; 3.504 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 3.703 ; 3.835 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 3.702 ; 3.834 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 3.556 ; 3.688 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 3.573 ; 3.705 ; Rise ; FPGA_CLK ; ++-----------+------------+-----------+-----------+------------+-----------------+ --------------------------------------------- @@ -1308,34 +1786,118 @@ No paths to report. No synchronizer chains to report. -+-------------------------------------------------------------------------------+ -; Multicorner Timing Analysis Summary ; -+------------------+---------+-------+----------+---------+---------------------+ -; Clock ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ; -+------------------+---------+-------+----------+---------+---------------------+ -; Worst-case Slack ; -3.954 ; 0.179 ; N/A ; N/A ; -3.000 ; -; FPGA_CLK ; -3.954 ; 0.179 ; N/A ; N/A ; -3.000 ; -; Design-wide TNS ; -84.79 ; 0.0 ; 0.0 ; 0.0 ; -40.175 ; -; FPGA_CLK ; -84.790 ; 0.000 ; N/A ; N/A ; -40.175 ; -+------------------+---------+-------+----------+---------+---------------------+ ++------------------------------------------------------------------------------+ +; Multicorner Timing Analysis Summary ; ++------------------+--------+-------+----------+---------+---------------------+ +; Clock ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ; ++------------------+--------+-------+----------+---------+---------------------+ +; Worst-case Slack ; 33.637 ; 0.186 ; N/A ; N/A ; 19.206 ; +; FPGA_CLK ; 33.637 ; 0.186 ; N/A ; N/A ; 19.206 ; +; Design-wide TNS ; 0.0 ; 0.0 ; 0.0 ; 0.0 ; 0.0 ; +; FPGA_CLK ; 0.000 ; 0.000 ; N/A ; N/A ; 0.000 ; ++------------------+--------+-------+----------+---------+---------------------+ -+------------------------------------------------------------------------+ -; Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 7.359 ; 7.560 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++-------------------------------------------------------------------------+ +; Setup Times ; ++-------------+------------+-------+-------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+-------+-------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; 4.276 ; 4.467 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; 3.265 ; 3.408 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; 3.595 ; 3.838 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; 3.758 ; 4.009 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; 3.867 ; 4.116 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; 4.197 ; 4.467 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; 4.276 ; 4.446 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; 3.546 ; 3.843 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; 3.041 ; 3.255 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; 2.611 ; 2.949 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 2.367 ; 2.631 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 2.611 ; 2.949 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 2.576 ; 2.925 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 2.580 ; 2.915 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 2.384 ; 2.721 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 2.368 ; 2.710 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 2.314 ; 2.657 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 2.351 ; 2.677 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; 6.739 ; 6.730 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; 5.549 ; 5.716 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; 5.354 ; 5.775 ; Rise ; FPGA_CLK ; ++-------------+------------+-------+-------+------------+-----------------+ -+------------------------------------------------------------------------+ -; Minimum Clock to Output Times ; -+------------+------------+-------+-------+------------+-----------------+ -; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; -+------------+------------+-------+-------+------------+-----------------+ -; FPGA_LED_1 ; FPGA_CLK ; 3.532 ; 3.507 ; Rise ; FPGA_CLK ; -+------------+------------+-------+-------+------------+-----------------+ ++---------------------------------------------------------------------------+ +; Hold Times ; ++-------------+------------+--------+--------+------------+-----------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++-------------+------------+--------+--------+------------+-----------------+ +; Address[*] ; FPGA_CLK ; -0.844 ; -1.640 ; Rise ; FPGA_CLK ; +; Address[0] ; FPGA_CLK ; -0.898 ; -1.692 ; Rise ; FPGA_CLK ; +; Address[1] ; FPGA_CLK ; -1.064 ; -1.890 ; Rise ; FPGA_CLK ; +; Address[2] ; FPGA_CLK ; -1.138 ; -1.979 ; Rise ; FPGA_CLK ; +; Address[3] ; FPGA_CLK ; -1.179 ; -2.027 ; Rise ; FPGA_CLK ; +; Address[4] ; FPGA_CLK ; -1.018 ; -1.859 ; Rise ; FPGA_CLK ; +; Address[5] ; FPGA_CLK ; -1.118 ; -1.954 ; Rise ; FPGA_CLK ; +; Address[6] ; FPGA_CLK ; -1.040 ; -1.852 ; Rise ; FPGA_CLK ; +; Address[7] ; FPGA_CLK ; -0.844 ; -1.640 ; Rise ; FPGA_CLK ; +; Data[*] ; FPGA_CLK ; -0.548 ; -1.193 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; -0.548 ; -1.193 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; -0.644 ; -1.385 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; -0.761 ; -1.594 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; -0.751 ; -1.571 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; -0.614 ; -1.340 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; -0.652 ; -1.382 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; -0.620 ; -1.352 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; -0.751 ; -1.567 ; Rise ; FPGA_CLK ; +; nCE ; FPGA_CLK ; -0.933 ; -1.757 ; Rise ; FPGA_CLK ; +; nOE ; FPGA_CLK ; -0.970 ; -1.777 ; Rise ; FPGA_CLK ; +; nWE ; FPGA_CLK ; -0.868 ; -1.640 ; Rise ; FPGA_CLK ; ++-------------+------------+--------+--------+------------+-----------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 9.467 ; 8.950 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 7.009 ; 6.766 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 7.283 ; 6.997 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 7.398 ; 7.139 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 7.316 ; 7.015 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 8.372 ; 8.094 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 8.254 ; 7.936 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 9.467 ; 8.950 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 7.543 ; 7.354 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 7.494 ; 7.753 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 2.836 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 2.656 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 2.836 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 2.656 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Minimum Clock to Output Times ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data Port ; Clock Port ; Rise ; Fall ; Clock Edge ; Clock Reference ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +; Data[*] ; FPGA_CLK ; 3.279 ; 3.292 ; Rise ; FPGA_CLK ; +; Data[0] ; FPGA_CLK ; 3.279 ; 3.292 ; Rise ; FPGA_CLK ; +; Data[1] ; FPGA_CLK ; 3.395 ; 3.411 ; Rise ; FPGA_CLK ; +; Data[2] ; FPGA_CLK ; 3.448 ; 3.479 ; Rise ; FPGA_CLK ; +; Data[3] ; FPGA_CLK ; 3.415 ; 3.432 ; Rise ; FPGA_CLK ; +; Data[4] ; FPGA_CLK ; 3.873 ; 3.989 ; Rise ; FPGA_CLK ; +; Data[5] ; FPGA_CLK ; 3.774 ; 3.862 ; Rise ; FPGA_CLK ; +; Data[6] ; FPGA_CLK ; 4.940 ; 4.754 ; Rise ; FPGA_CLK ; +; Data[7] ; FPGA_CLK ; 3.533 ; 3.593 ; Rise ; FPGA_CLK ; +; FPGA_LED_1 ; FPGA_CLK ; 3.649 ; 3.582 ; Rise ; FPGA_CLK ; +; FPGA_LED_2 ; FPGA_CLK ; 1.151 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_2 ; FPGA_CLK ; ; 1.111 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; FPGA_LED_3 ; FPGA_CLK ; 1.150 ; ; Rise ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; FPGA_LED_3 ; FPGA_CLK ; ; 1.111 ; Fall ; inst|altpll_component|auto_generated|pll1|clk[1] ; ++------------+------------+-------+-------+------------+--------------------------------------------------+ +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ @@ -1344,6 +1906,8 @@ No synchronizer chains to report. ; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ; +---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+ ; FPGA_LED_1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; +; FPGA_LED_2 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; +; FPGA_LED_3 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; ; Data[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; ; Data[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; ; Data[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ; @@ -1362,17 +1926,6 @@ No synchronizer chains to report. +-------------------------+--------------+-----------------+-----------------+ ; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ; +-------------------------+--------------+-----------------+-----------------+ -; Address[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; Address[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nOE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nWE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nCE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; Data[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; Data[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; Data[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; @@ -1382,6 +1935,17 @@ No synchronizer chains to report. ; Data[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; Data[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; FPGA_CLK ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nCE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nWE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; Address[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nOE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; ; ~ALTERA_DATA0~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; @@ -1394,6 +1958,8 @@ No synchronizer chains to report. ; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; +---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ ; FPGA_LED_1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0671 V ; 0.235 V ; 0.176 V ; 6.85e-10 s ; 6.31e-10 s ; Yes ; No ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0671 V ; 0.235 V ; 0.176 V ; 6.85e-10 s ; 6.31e-10 s ; Yes ; No ; +; FPGA_LED_2 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0488 V ; 0.191 V ; 0.217 V ; 1.08e-09 s ; 8.59e-10 s ; No ; No ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0488 V ; 0.191 V ; 0.217 V ; 1.08e-09 s ; 8.59e-10 s ; No ; No ; +; FPGA_LED_3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0488 V ; 0.191 V ; 0.217 V ; 1.08e-09 s ; 8.59e-10 s ; No ; No ; 3.08 V ; 5.01e-07 V ; 3.11 V ; -0.0488 V ; 0.191 V ; 0.217 V ; 1.08e-09 s ; 8.59e-10 s ; No ; No ; ; Data[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 7.47e-07 V ; 3.11 V ; -0.0527 V ; 0.256 V ; 0.175 V ; 7.07e-10 s ; 6.42e-10 s ; Yes ; No ; 3.08 V ; 7.47e-07 V ; 3.11 V ; -0.0527 V ; 0.256 V ; 0.175 V ; 7.07e-10 s ; 6.42e-10 s ; Yes ; No ; ; Data[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 7.47e-07 V ; 3.08 V ; -0.00526 V ; 0.185 V ; 0.249 V ; 5.8e-09 s ; 4.45e-09 s ; Yes ; Yes ; 3.08 V ; 7.47e-07 V ; 3.08 V ; -0.00526 V ; 0.185 V ; 0.249 V ; 5.8e-09 s ; 4.45e-09 s ; Yes ; Yes ; ; Data[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 7.47e-07 V ; 3.11 V ; -0.0527 V ; 0.256 V ; 0.175 V ; 7.07e-10 s ; 6.42e-10 s ; Yes ; No ; 3.08 V ; 7.47e-07 V ; 3.11 V ; -0.0527 V ; 0.256 V ; 0.175 V ; 7.07e-10 s ; 6.42e-10 s ; Yes ; No ; @@ -1413,6 +1979,8 @@ No synchronizer chains to report. ; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; +---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ ; FPGA_LED_1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.24e-07 V ; 3.6 V ; -0.129 V ; 0.303 V ; 0.209 V ; 4.54e-10 s ; 4.11e-10 s ; No ; No ; 3.46 V ; 1.24e-07 V ; 3.6 V ; -0.129 V ; 0.303 V ; 0.209 V ; 4.54e-10 s ; 4.11e-10 s ; No ; No ; +; FPGA_LED_2 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.24e-07 V ; 3.57 V ; -0.0876 V ; 0.318 V ; 0.176 V ; 6.78e-10 s ; 6.15e-10 s ; No ; No ; 3.46 V ; 1.24e-07 V ; 3.57 V ; -0.0876 V ; 0.318 V ; 0.176 V ; 6.78e-10 s ; 6.15e-10 s ; No ; No ; +; FPGA_LED_3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.24e-07 V ; 3.57 V ; -0.0876 V ; 0.318 V ; 0.176 V ; 6.78e-10 s ; 6.15e-10 s ; No ; No ; 3.46 V ; 1.24e-07 V ; 3.57 V ; -0.0876 V ; 0.318 V ; 0.176 V ; 6.78e-10 s ; 6.15e-10 s ; No ; No ; ; Data[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.83e-07 V ; 3.58 V ; -0.143 V ; 0.305 V ; 0.24 V ; 4.6e-10 s ; 4.2e-10 s ; No ; No ; 3.46 V ; 1.83e-07 V ; 3.58 V ; -0.143 V ; 0.305 V ; 0.24 V ; 4.6e-10 s ; 4.2e-10 s ; No ; No ; ; Data[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.83e-07 V ; 3.48 V ; -0.0176 V ; 0.357 V ; 0.323 V ; 3.9e-09 s ; 3.06e-09 s ; No ; No ; 3.46 V ; 1.83e-07 V ; 3.48 V ; -0.0176 V ; 0.357 V ; 0.323 V ; 3.9e-09 s ; 3.06e-09 s ; No ; No ; ; Data[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.83e-07 V ; 3.58 V ; -0.143 V ; 0.305 V ; 0.24 V ; 4.6e-10 s ; 4.2e-10 s ; No ; No ; 3.46 V ; 1.83e-07 V ; 3.58 V ; -0.143 V ; 0.305 V ; 0.24 V ; 4.6e-10 s ; 4.2e-10 s ; No ; No ; @@ -1431,7 +1999,7 @@ No synchronizer chains to report. +------------+----------+----------+----------+----------+----------+ ; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; +------------+----------+----------+----------+----------+----------+ -; FPGA_CLK ; FPGA_CLK ; 976 ; 0 ; 0 ; 0 ; +; FPGA_CLK ; FPGA_CLK ; 1342 ; 0 ; 0 ; 0 ; +------------+----------+----------+----------+----------+----------+ Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported. @@ -1441,7 +2009,7 @@ Entries labeled "false path" only account for clock-to-clock false paths and not +------------+----------+----------+----------+----------+----------+ ; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; +------------+----------+----------+----------+----------+----------+ -; FPGA_CLK ; FPGA_CLK ; 976 ; 0 ; 0 ; 0 ; +; FPGA_CLK ; FPGA_CLK ; 1342 ; 0 ; 0 ; 0 ; +------------+----------+----------+----------+----------+----------+ Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported. @@ -1465,10 +2033,10 @@ No non-DPA dedicated SERDES Receiver circuitry present in device or used in desi +---------------------------------+-------+------+ ; Illegal Clocks ; 0 ; 0 ; ; Unconstrained Clocks ; 0 ; 0 ; -; Unconstrained Input Ports ; 0 ; 0 ; -; Unconstrained Input Port Paths ; 0 ; 0 ; -; Unconstrained Output Ports ; 1 ; 1 ; -; Unconstrained Output Port Paths ; 1 ; 1 ; +; Unconstrained Input Ports ; 19 ; 19 ; +; Unconstrained Input Port Paths ; 87 ; 87 ; +; Unconstrained Output Ports ; 11 ; 11 ; +; Unconstrained Output Port Paths ; 19 ; 19 ; +---------------------------------+-------+------+ @@ -1478,7 +2046,7 @@ No non-DPA dedicated SERDES Receiver circuitry present in device or used in desi Info: ******************************************************************* Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version - Info: Processing started: Tue Mar 12 16:24:25 2024 + Info: Processing started: Tue Mar 12 17:46:53 2024 Info: Command: quartus_sta MainController -c MainController Info: qsta_default_script.tcl version: #1 Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead. @@ -1486,73 +2054,71 @@ Info (21077): Core supply voltage is 1.2V Info (21077): Low junction temperature is 0 degrees C Info (21077): High junction temperature is 85 degrees C Critical Warning (332012): Synopsys Design Constraints File file not found: 'MainController.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design. +Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks" +Info (332110): Deriving PLL clocks + Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name FPGA_CLK FPGA_CLK + Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]} + Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]} Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0" -Info (332105): Deriving Clocks - Info (332105): create_clock -period 1.000 -name FPGA_CLK FPGA_CLK +Info (332096): The command derive_clocks did not find any clocks to derive. No clocks were created or changed. Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty" Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON Info: Analyzing Slow 1200mV 85C Model -Critical Warning (332148): Timing requirements not met - Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer. -Info (332146): Worst-case setup slack is -3.954 +Info (332146): Worst-case setup slack is 33.637 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -3.954 -84.790 FPGA_CLK -Info (332146): Worst-case hold slack is 0.435 + Info (332119): 33.637 0.000 FPGA_CLK +Info (332146): Worst-case hold slack is 0.454 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): 0.435 0.000 FPGA_CLK + Info (332119): 0.454 0.000 FPGA_CLK Info (332140): No Recovery paths to report Info (332140): No Removal paths to report -Info (332146): Worst-case minimum pulse width slack is -3.000 +Info (332146): Worst-case minimum pulse width slack is 19.618 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -3.000 -40.175 FPGA_CLK + Info (332119): 19.618 0.000 FPGA_CLK Info: Analyzing Slow 1200mV 0C Model Info (334003): Started post-fitting delay annotation Info (334004): Delay annotation completed successfully Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. -Critical Warning (332148): Timing requirements not met - Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer. -Info (332146): Worst-case setup slack is -3.662 +Info (332146): Worst-case setup slack is 34.094 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -3.662 -77.889 FPGA_CLK -Info (332146): Worst-case hold slack is 0.384 + Info (332119): 34.094 0.000 FPGA_CLK +Info (332146): Worst-case hold slack is 0.402 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): 0.384 0.000 FPGA_CLK + Info (332119): 0.402 0.000 FPGA_CLK Info (332140): No Recovery paths to report Info (332140): No Removal paths to report -Info (332146): Worst-case minimum pulse width slack is -3.000 +Info (332146): Worst-case minimum pulse width slack is 19.600 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -3.000 -40.175 FPGA_CLK + Info (332119): 19.600 0.000 FPGA_CLK Info: Analyzing Fast 1200mV 0C Model Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. -Critical Warning (332148): Timing requirements not met - Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer. -Info (332146): Worst-case setup slack is -1.072 +Info (332146): Worst-case setup slack is 37.258 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -1.072 -20.939 FPGA_CLK -Info (332146): Worst-case hold slack is 0.179 + Info (332119): 37.258 0.000 FPGA_CLK +Info (332146): Worst-case hold slack is 0.186 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): 0.179 0.000 FPGA_CLK + Info (332119): 0.186 0.000 FPGA_CLK Info (332140): No Recovery paths to report Info (332140): No Removal paths to report -Info (332146): Worst-case minimum pulse width slack is -3.000 +Info (332146): Worst-case minimum pulse width slack is 19.206 Info (332119): Slack End Point TNS Clock Info (332119): ========= =================== ===================== - Info (332119): -3.000 -35.949 FPGA_CLK + Info (332119): 19.206 0.000 FPGA_CLK Info (332102): Design is not fully constrained for setup requirements Info (332102): Design is not fully constrained for hold requirements -Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings +Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning Info: Peak virtual memory: 4700 megabytes - Info: Processing ended: Tue Mar 12 16:24:27 2024 + Info: Processing ended: Tue Mar 12 17:46:55 2024 Info: Elapsed time: 00:00:02 - Info: Total CPU time (on all processors): 00:00:01 + Info: Total CPU time (on all processors): 00:00:02 diff --git a/MainController/output_files/MainController.sta.summary b/MainController/output_files/MainController.sta.summary index 2d5126c..2226ab8 100644 --- a/MainController/output_files/MainController.sta.summary +++ b/MainController/output_files/MainController.sta.summary @@ -3,39 +3,39 @@ TimeQuest Timing Analyzer Summary ------------------------------------------------------------ Type : Slow 1200mV 85C Model Setup 'FPGA_CLK' -Slack : -3.954 -TNS : -84.790 +Slack : 33.637 +TNS : 0.000 Type : Slow 1200mV 85C Model Hold 'FPGA_CLK' -Slack : 0.435 +Slack : 0.454 TNS : 0.000 Type : Slow 1200mV 85C Model Minimum Pulse Width 'FPGA_CLK' -Slack : -3.000 -TNS : -40.175 +Slack : 19.618 +TNS : 0.000 Type : Slow 1200mV 0C Model Setup 'FPGA_CLK' -Slack : -3.662 -TNS : -77.889 +Slack : 34.094 +TNS : 0.000 Type : Slow 1200mV 0C Model Hold 'FPGA_CLK' -Slack : 0.384 +Slack : 0.402 TNS : 0.000 Type : Slow 1200mV 0C Model Minimum Pulse Width 'FPGA_CLK' -Slack : -3.000 -TNS : -40.175 +Slack : 19.600 +TNS : 0.000 Type : Fast 1200mV 0C Model Setup 'FPGA_CLK' -Slack : -1.072 -TNS : -20.939 +Slack : 37.258 +TNS : 0.000 Type : Fast 1200mV 0C Model Hold 'FPGA_CLK' -Slack : 0.179 +Slack : 0.186 TNS : 0.000 Type : Fast 1200mV 0C Model Minimum Pulse Width 'FPGA_CLK' -Slack : -3.000 -TNS : -35.949 +Slack : 19.206 +TNS : 0.000 ------------------------------------------------------------ diff --git a/MainController/simulation/modelsim/MainController.vho b/MainController/simulation/modelsim/MainController.vho index d2c6f05..e2557e0 100644 --- a/MainController/simulation/modelsim/MainController.vho +++ b/MainController/simulation/modelsim/MainController.vho @@ -16,7 +16,7 @@ -- PROGRAM "Quartus II 64-Bit" -- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" --- DATE "03/12/2024 16:24:29" +-- DATE "03/12/2024 17:46:57" -- -- Device: Altera EP3C25Q240C8 Package PQFP240 @@ -37,27 +37,20 @@ ENTITY MainController IS PORT ( FPGA_LED_1 : OUT std_logic; FPGA_CLK : IN std_logic; + FPGA_LED_2 : OUT std_logic; + FPGA_LED_3 : OUT std_logic; Data : INOUT std_logic_vector(7 DOWNTO 0); - Address : IN std_logic_vector(7 DOWNTO 0); - nOE : IN std_logic; nWE : IN std_logic; - nCE : IN std_logic + nOE : IN std_logic; + nCE : IN std_logic; + Address : IN std_logic_vector(7 DOWNTO 0) ); END MainController; -- Design Ports Information -- FPGA_LED_1 => Location: PIN_166, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA --- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- FPGA_LED_2 => Location: PIN_167, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA +-- FPGA_LED_3 => Location: PIN_168, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[7] => Location: PIN_221, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[6] => Location: PIN_223, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[5] => Location: PIN_224, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA @@ -67,6 +60,17 @@ END MainController; -- Data[1] => Location: PIN_189, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[0] => Location: PIN_194, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- FPGA_CLK => Location: PIN_31, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default ARCHITECTURE structure OF MainController IS @@ -81,42 +85,152 @@ SIGNAL ww_devclrn : std_logic; SIGNAL ww_devpor : std_logic; SIGNAL ww_FPGA_LED_1 : std_logic; SIGNAL ww_FPGA_CLK : std_logic; -SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); -SIGNAL ww_nOE : std_logic; +SIGNAL ww_FPGA_LED_2 : std_logic; +SIGNAL ww_FPGA_LED_3 : std_logic; SIGNAL ww_nWE : std_logic; +SIGNAL ww_nOE : std_logic; SIGNAL ww_nCE : std_logic; +SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); SIGNAL \FPGA_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); -SIGNAL \Address[7]~input_o\ : std_logic; -SIGNAL \Address[6]~input_o\ : std_logic; -SIGNAL \Address[5]~input_o\ : std_logic; -SIGNAL \Address[4]~input_o\ : std_logic; -SIGNAL \Address[3]~input_o\ : std_logic; -SIGNAL \Address[2]~input_o\ : std_logic; -SIGNAL \Address[1]~input_o\ : std_logic; -SIGNAL \Address[0]~input_o\ : std_logic; -SIGNAL \nOE~input_o\ : std_logic; -SIGNAL \nWE~input_o\ : std_logic; -SIGNAL \nCE~input_o\ : std_logic; -SIGNAL \Data[7]~input_o\ : std_logic; -SIGNAL \Data[6]~input_o\ : std_logic; -SIGNAL \Data[5]~input_o\ : std_logic; -SIGNAL \Data[4]~input_o\ : std_logic; -SIGNAL \Data[3]~input_o\ : std_logic; -SIGNAL \Data[2]~input_o\ : std_logic; -SIGNAL \Data[1]~input_o\ : std_logic; -SIGNAL \Data[0]~input_o\ : std_logic; -SIGNAL \Data[7]~output_o\ : std_logic; -SIGNAL \Data[6]~output_o\ : std_logic; -SIGNAL \Data[5]~output_o\ : std_logic; -SIGNAL \Data[4]~output_o\ : std_logic; -SIGNAL \Data[3]~output_o\ : std_logic; -SIGNAL \Data[2]~output_o\ : std_logic; -SIGNAL \Data[1]~output_o\ : std_logic; -SIGNAL \Data[0]~output_o\ : std_logic; -SIGNAL \FPGA_LED_1~output_o\ : std_logic; SIGNAL \FPGA_CLK~input_o\ : std_logic; SIGNAL \FPGA_CLK~inputclkctrl_outclk\ : std_logic; +SIGNAL \nCE~input_o\ : std_logic; +SIGNAL \Address[5]~input_o\ : std_logic; +SIGNAL \inst3|ce0Prev~q\ : std_logic; +SIGNAL \inst3|addr~5_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[12]~feeder_combout\ : std_logic; +SIGNAL \nWE~input_o\ : std_logic; +SIGNAL \inst3|we0Prev~q\ : std_logic; +SIGNAL \nOE~input_o\ : std_logic; +SIGNAL \inst3|Selector3~3_combout\ : std_logic; +SIGNAL \inst3|Selector3~2_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Writing~q\ : std_logic; +SIGNAL \inst3|memory~48_combout\ : std_logic; +SIGNAL \inst3|oe0Prev~q\ : std_logic; +SIGNAL \inst3|Selector3~0_combout\ : std_logic; +SIGNAL \inst3|Selector3~1_combout\ : std_logic; +SIGNAL \inst3|Selector2~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[11]~feeder_combout\ : std_logic; +SIGNAL \Address[4]~input_o\ : std_logic; +SIGNAL \inst3|addr~4_combout\ : std_logic; +SIGNAL \inst3|memory~37_combout\ : std_logic; +SIGNAL \Address[2]~input_o\ : std_logic; +SIGNAL \inst3|addr~2_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[6]~feeder_combout\ : std_logic; +SIGNAL \Address[3]~input_o\ : std_logic; +SIGNAL \inst3|addr~3_combout\ : std_logic; +SIGNAL \inst3|memory~35_combout\ : std_logic; +SIGNAL \Address[0]~input_o\ : std_logic; +SIGNAL \inst3|addr~0_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[2]~feeder_combout\ : std_logic; +SIGNAL \Address[1]~input_o\ : std_logic; +SIGNAL \inst3|addr~1_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[4]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~34_combout\ : std_logic; +SIGNAL \inst3|memory~36_combout\ : std_logic; +SIGNAL \Address[7]~input_o\ : std_logic; +SIGNAL \inst3|addr~7_combout\ : std_logic; +SIGNAL \Address[6]~input_o\ : std_logic; +SIGNAL \inst3|addr~6_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[13]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[16]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~38_combout\ : std_logic; +SIGNAL \inst3|memory~39_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \Data[0]~input_o\ : std_logic; +SIGNAL \Data[1]~input_o\ : std_logic; +SIGNAL \Data[2]~input_o\ : std_logic; +SIGNAL \Data[3]~input_o\ : std_logic; +SIGNAL \Data[4]~input_o\ : std_logic; +SIGNAL \Data[5]~input_o\ : std_logic; +SIGNAL \Data[6]~input_o\ : std_logic; +SIGNAL \Data[7]~input_o\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[24]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~40_combout\ : std_logic; +SIGNAL \inst3|Selector4~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Reading~q\ : std_logic; +SIGNAL \inst3|Selector74~0_combout\ : std_logic; +SIGNAL \inst3|data0[7]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[7]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[7]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[23]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic; +SIGNAL \inst3|memory~41_combout\ : std_logic; +SIGNAL \inst3|data0[6]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[6]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[6]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[22]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~42_combout\ : std_logic; +SIGNAL \inst3|data0[5]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[5]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[5]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[21]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~43_combout\ : std_logic; +SIGNAL \inst3|data0[4]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[4]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[4]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic; +SIGNAL \inst3|memory~44_combout\ : std_logic; +SIGNAL \inst3|data0[3]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[3]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[3]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic; +SIGNAL \inst3|memory~45_combout\ : std_logic; +SIGNAL \inst3|data0[2]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[2]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[2]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic; +SIGNAL \inst3|memory~46_combout\ : std_logic; +SIGNAL \inst3|data0[1]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[1]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[1]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic; +SIGNAL \inst3|memory~47_combout\ : std_logic; +SIGNAL \inst3|data0[0]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[0]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[0]~en_q\ : std_logic; SIGNAL \inst2|counter[0]~24_combout\ : std_logic; +SIGNAL \inst2|counter[13]~51\ : std_logic; +SIGNAL \inst2|counter[14]~52_combout\ : std_logic; +SIGNAL \inst2|counter[14]~53\ : std_logic; +SIGNAL \inst2|counter[15]~54_combout\ : std_logic; +SIGNAL \inst2|counter[15]~55\ : std_logic; +SIGNAL \inst2|counter[16]~56_combout\ : std_logic; +SIGNAL \inst2|counter[16]~57\ : std_logic; +SIGNAL \inst2|counter[17]~58_combout\ : std_logic; +SIGNAL \inst2|counter[17]~59\ : std_logic; +SIGNAL \inst2|counter[18]~60_combout\ : std_logic; +SIGNAL \inst2|counter[18]~61\ : std_logic; +SIGNAL \inst2|counter[19]~62_combout\ : std_logic; +SIGNAL \inst2|counter[19]~63\ : std_logic; +SIGNAL \inst2|counter[20]~64_combout\ : std_logic; +SIGNAL \inst2|counter[20]~65\ : std_logic; +SIGNAL \inst2|counter[21]~66_combout\ : std_logic; +SIGNAL \inst2|LessThan0~8_combout\ : std_logic; +SIGNAL \inst2|counter[21]~67\ : std_logic; +SIGNAL \inst2|counter[22]~68_combout\ : std_logic; +SIGNAL \inst2|counter[22]~69\ : std_logic; +SIGNAL \inst2|counter[23]~70_combout\ : std_logic; +SIGNAL \inst2|LessThan0~9_combout\ : std_logic; +SIGNAL \inst2|LessThan0~2_combout\ : std_logic; +SIGNAL \inst2|LessThan0~3_combout\ : std_logic; +SIGNAL \inst2|LessThan0~0_combout\ : std_logic; +SIGNAL \inst2|LessThan0~1_combout\ : std_logic; +SIGNAL \inst2|LessThan0~4_combout\ : std_logic; +SIGNAL \inst2|LessThan0~6_combout\ : std_logic; +SIGNAL \inst2|LessThan0~10_combout\ : std_logic; SIGNAL \inst2|counter[0]~25\ : std_logic; SIGNAL \inst2|counter[1]~26_combout\ : std_logic; SIGNAL \inst2|counter[1]~27\ : std_logic; @@ -143,153 +257,69 @@ SIGNAL \inst2|counter[11]~47\ : std_logic; SIGNAL \inst2|counter[12]~48_combout\ : std_logic; SIGNAL \inst2|counter[12]~49\ : std_logic; SIGNAL \inst2|counter[13]~50_combout\ : std_logic; -SIGNAL \inst2|counter[13]~51\ : std_logic; -SIGNAL \inst2|counter[14]~52_combout\ : std_logic; -SIGNAL \inst2|counter[14]~53\ : std_logic; -SIGNAL \inst2|counter[15]~54_combout\ : std_logic; -SIGNAL \inst2|counter[15]~55\ : std_logic; -SIGNAL \inst2|counter[16]~56_combout\ : std_logic; -SIGNAL \inst2|counter[16]~57\ : std_logic; -SIGNAL \inst2|counter[17]~58_combout\ : std_logic; -SIGNAL \inst2|LessThan0~0_combout\ : std_logic; -SIGNAL \inst2|counter[17]~59\ : std_logic; -SIGNAL \inst2|counter[18]~60_combout\ : std_logic; -SIGNAL \inst2|counter[18]~61\ : std_logic; -SIGNAL \inst2|counter[19]~62_combout\ : std_logic; -SIGNAL \inst2|counter[19]~63\ : std_logic; -SIGNAL \inst2|counter[20]~64_combout\ : std_logic; -SIGNAL \inst2|counter[20]~65\ : std_logic; -SIGNAL \inst2|counter[21]~66_combout\ : std_logic; -SIGNAL \inst2|counter[21]~67\ : std_logic; -SIGNAL \inst2|counter[22]~68_combout\ : std_logic; -SIGNAL \inst2|counter[22]~69\ : std_logic; -SIGNAL \inst2|counter[23]~70_combout\ : std_logic; -SIGNAL \inst2|LessThan0~1_combout\ : std_logic; -SIGNAL \inst2|LessThan0~2_combout\ : std_logic; SIGNAL \inst2|LessThan0~5_combout\ : std_logic; -SIGNAL \inst2|LessThan0~3_combout\ : std_logic; -SIGNAL \inst2|LessThan0~4_combout\ : std_logic; -SIGNAL \inst2|LessThan0~6_combout\ : std_logic; SIGNAL \inst2|LessThan0~7_combout\ : std_logic; -SIGNAL \inst2|LessThan0~8_combout\ : std_logic; SIGNAL \inst2|ledBuf~0_combout\ : std_logic; SIGNAL \inst2|ledBuf~q\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic; +SIGNAL \inst3|addr\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0_bypass\ : std_logic_vector(0 TO 24); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0); SIGNAL \inst2|counter\ : std_logic_vector(23 DOWNTO 0); -SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~q\ : std_logic; SIGNAL \inst2|ALT_INV_ledBuf~q\ : std_logic; BEGIN FPGA_LED_1 <= ww_FPGA_LED_1; ww_FPGA_CLK <= FPGA_CLK; -ww_Address <= Address; -ww_nOE <= nOE; +FPGA_LED_2 <= ww_FPGA_LED_2; +FPGA_LED_3 <= ww_FPGA_LED_3; ww_nWE <= nWE; +ww_nOE <= nOE; ww_nCE <= nCE; +ww_Address <= Address; ww_devoe <= devoe; ww_devclrn <= devclrn; ww_devpor <= devpor; +\inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \FPGA_CLK~input_o\); + +\inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(0); +\inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(1); +\inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(2); +\inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(3); +\inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(4); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Data[7]~input_o\ +& \Data[6]~input_o\ & \Data[5]~input_o\ & \Data[4]~input_o\ & \Data[3]~input_o\ & \Data[2]~input_o\ & \Data[1]~input_o\ & \Data[0]~input_o\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst3|addr\(7) & \inst3|addr\(6) & \inst3|addr\(5) & \inst3|addr\(4) & \inst3|addr\(3) & \inst3|addr\(2) & \inst3|addr\(1) & \inst3|addr\(0)); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst3|addr~7_combout\ & \inst3|addr~6_combout\ & \inst3|addr~5_combout\ & \inst3|addr~4_combout\ & \inst3|addr~3_combout\ & \inst3|addr~2_combout\ & \inst3|addr~1_combout\ & +\inst3|addr~0_combout\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0); +\inst3|memory_rtl_0|auto_generated|ram_block1a1\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1); +\inst3|memory_rtl_0|auto_generated|ram_block1a2\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2); +\inst3|memory_rtl_0|auto_generated|ram_block1a3\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3); +\inst3|memory_rtl_0|auto_generated|ram_block1a4\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4); +\inst3|memory_rtl_0|auto_generated|ram_block1a5\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5); +\inst3|memory_rtl_0|auto_generated|ram_block1a6\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6); +\inst3|memory_rtl_0|auto_generated|ram_block1a7\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7); + +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(1)); + +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(0)); + \FPGA_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FPGA_CLK~input_o\); -\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\; +\inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ <= NOT \inst3|stateMM0.Waiting~_wirecell_combout\; +\inst3|ALT_INV_stateMM0.Waiting~q\ <= NOT \inst3|stateMM0.Waiting~q\; \inst2|ALT_INV_ledBuf~q\ <= NOT \inst2|ledBuf~q\; --- Location: IOOBUF_X18_Y34_N2 -\Data[7]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[7]~output_o\); - --- Location: IOOBUF_X18_Y34_N23 -\Data[6]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[6]~output_o\); - --- Location: IOOBUF_X16_Y34_N2 -\Data[5]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[5]~output_o\); - --- Location: IOOBUF_X16_Y34_N16 -\Data[4]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[4]~output_o\); - --- Location: IOOBUF_X45_Y34_N9 -\Data[3]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[3]~output_o\); - --- Location: IOOBUF_X45_Y34_N16 -\Data[2]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[2]~output_o\); - --- Location: IOOBUF_X45_Y34_N23 -\Data[1]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[1]~output_o\); - --- Location: IOOBUF_X40_Y34_N9 -\Data[0]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[0]~output_o\); - -- Location: IOOBUF_X53_Y22_N2 \FPGA_LED_1~output\ : cycloneiii_io_obuf -- pragma translate_off @@ -300,7 +330,135 @@ GENERIC MAP ( PORT MAP ( i => \inst2|ALT_INV_ledBuf~q\, devoe => ww_devoe, - o => \FPGA_LED_1~output_o\); + o => ww_FPGA_LED_1); + +-- Location: IOOBUF_X53_Y23_N23 +\FPGA_LED_2~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_2); + +-- Location: IOOBUF_X53_Y23_N16 +\FPGA_LED_3~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_3); + +-- Location: IOOBUF_X18_Y34_N2 +\Data[7]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[7]~reg0_q\, + oe => \inst3|data0[7]~en_q\, + devoe => ww_devoe, + o => Data(7)); + +-- Location: IOOBUF_X18_Y34_N23 +\Data[6]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[6]~reg0_q\, + oe => \inst3|data0[6]~en_q\, + devoe => ww_devoe, + o => Data(6)); + +-- Location: IOOBUF_X16_Y34_N2 +\Data[5]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[5]~reg0_q\, + oe => \inst3|data0[5]~en_q\, + devoe => ww_devoe, + o => Data(5)); + +-- Location: IOOBUF_X16_Y34_N16 +\Data[4]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[4]~reg0_q\, + oe => \inst3|data0[4]~en_q\, + devoe => ww_devoe, + o => Data(4)); + +-- Location: IOOBUF_X45_Y34_N9 +\Data[3]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[3]~reg0_q\, + oe => \inst3|data0[3]~en_q\, + devoe => ww_devoe, + o => Data(3)); + +-- Location: IOOBUF_X45_Y34_N16 +\Data[2]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[2]~reg0_q\, + oe => \inst3|data0[2]~en_q\, + devoe => ww_devoe, + o => Data(2)); + +-- Location: IOOBUF_X45_Y34_N23 +\Data[1]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[1]~reg0_q\, + oe => \inst3|data0[1]~en_q\, + devoe => ww_devoe, + o => Data(1)); + +-- Location: IOOBUF_X40_Y34_N9 +\Data[0]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[0]~reg0_q\, + oe => \inst3|data0[0]~en_q\, + devoe => ww_devoe, + o => Data(0)); -- Location: IOIBUF_X0_Y16_N1 \FPGA_CLK~input\ : cycloneiii_io_ibuf @@ -313,7 +471,7 @@ PORT MAP ( i => ww_FPGA_CLK, o => \FPGA_CLK~input_o\); --- Location: CLKCTRL_G4 +-- Location: CLKCTRL_G2 \FPGA_CLK~inputclkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( @@ -326,7 +484,1858 @@ PORT MAP ( devpor => ww_devpor, outclk => \FPGA_CLK~inputclkctrl_outclk\); --- Location: LCCOMB_X51_Y14_N8 +-- Location: IOIBUF_X20_Y34_N15 +\nCE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nCE, + o => \nCE~input_o\); + +-- Location: IOIBUF_X7_Y34_N15 +\Address[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(5), + o => \Address[5]~input_o\); + +-- Location: FF_X27_Y29_N31 +\inst3|ce0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nCE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|ce0Prev~q\); + +-- Location: LCCOMB_X34_Y24_N26 +\inst3|addr~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~5_combout\ = (!\nCE~input_o\ & (\Address[5]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[5]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~5_combout\); + +-- Location: LCCOMB_X32_Y23_N12 +\inst3|memory_rtl_0_bypass[12]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[12]~feeder_combout\ = \inst3|addr~5_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~5_combout\, + combout => \inst3|memory_rtl_0_bypass[12]~feeder_combout\); + +-- Location: IOIBUF_X20_Y34_N8 +\nWE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nWE, + o => \nWE~input_o\); + +-- Location: FF_X27_Y29_N21 +\inst3|we0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nWE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|we0Prev~q\); + +-- Location: IOIBUF_X20_Y34_N1 +\nOE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nOE, + o => \nOE~input_o\); + +-- Location: LCCOMB_X27_Y29_N14 +\inst3|Selector3~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~3_combout\ = (\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector3~3_combout\); + +-- Location: LCCOMB_X27_Y29_N30 +\inst3|Selector3~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~2_combout\ = (\inst3|stateMM0.Waiting~q\ & (((\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011101000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Waiting~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector3~2_combout\); + +-- Location: FF_X27_Y29_N15 +\inst3|stateMM0.Writing\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector3~3_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Writing~q\); + +-- Location: LCCOMB_X27_Y29_N20 +\inst3|memory~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~48_combout\ = (!\nWE~input_o\ & (\inst3|we0Prev~q\ & \inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nWE~input_o\, + datac => \inst3|we0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|memory~48_combout\); + +-- Location: FF_X27_Y29_N25 +\inst3|oe0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nOE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|oe0Prev~q\); + +-- Location: LCCOMB_X27_Y29_N24 +\inst3|Selector3~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~0_combout\ = (\nOE~input_o\ & (!\inst3|oe0Prev~q\ & !\inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datac => \inst3|oe0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|Selector3~0_combout\); + +-- Location: LCCOMB_X27_Y29_N2 +\inst3|Selector3~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~1_combout\ = (\inst3|memory~48_combout\) # ((\nCE~input_o\) # (\inst3|Selector3~0_combout\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111101110", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~48_combout\, + datab => \nCE~input_o\, + datad => \inst3|Selector3~0_combout\, + combout => \inst3|Selector3~1_combout\); + +-- Location: LCCOMB_X27_Y29_N8 +\inst3|Selector2~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector2~0_combout\ = (\inst3|stateMM0.Waiting~q\ & (((!\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (\inst3|ce0Prev~q\ & (!\nCE~input_o\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000001011110010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \inst3|stateMM0.Waiting~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector2~0_combout\); + +-- Location: FF_X27_Y29_N9 +\inst3|stateMM0.Waiting\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector2~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Waiting~q\); + +-- Location: FF_X32_Y23_N13 +\inst3|memory_rtl_0_bypass[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[12]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(12)); + +-- Location: FF_X34_Y24_N27 +\inst3|addr[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~5_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(5)); + +-- Location: LCCOMB_X32_Y23_N2 +\inst3|memory_rtl_0_bypass[11]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[11]~feeder_combout\ = \inst3|addr\(5) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(5), + combout => \inst3|memory_rtl_0_bypass[11]~feeder_combout\); + +-- Location: FF_X32_Y23_N3 +\inst3|memory_rtl_0_bypass[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[11]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(11)); + +-- Location: IOIBUF_X14_Y34_N22 +\Address[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(4), + o => \Address[4]~input_o\); + +-- Location: LCCOMB_X34_Y24_N0 +\inst3|addr~4\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~4_combout\ = (!\nCE~input_o\ & (\Address[4]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[4]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~4_combout\); + +-- Location: FF_X32_Y23_N7 +\inst3|memory_rtl_0_bypass[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~4_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(10)); + +-- Location: FF_X34_Y24_N1 +\inst3|addr[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~4_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(4)); + +-- Location: FF_X32_Y23_N1 +\inst3|memory_rtl_0_bypass[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(4), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(9)); + +-- Location: LCCOMB_X32_Y23_N6 +\inst3|memory~37\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~37_combout\ = (\inst3|memory_rtl_0_bypass\(12) & (\inst3|memory_rtl_0_bypass\(11) & (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) # (!\inst3|memory_rtl_0_bypass\(12) & (!\inst3|memory_rtl_0_bypass\(11) & +-- (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1001000000001001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(12), + datab => \inst3|memory_rtl_0_bypass\(11), + datac => \inst3|memory_rtl_0_bypass\(10), + datad => \inst3|memory_rtl_0_bypass\(9), + combout => \inst3|memory~37_combout\); + +-- Location: IOIBUF_X7_Y34_N8 +\Address[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(2), + o => \Address[2]~input_o\); + +-- Location: LCCOMB_X34_Y24_N12 +\inst3|addr~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~2_combout\ = (!\nCE~input_o\ & (\Address[2]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[2]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~2_combout\); + +-- Location: LCCOMB_X34_Y24_N14 +\inst3|memory_rtl_0_bypass[6]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[6]~feeder_combout\ = \inst3|addr~2_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~2_combout\, + combout => \inst3|memory_rtl_0_bypass[6]~feeder_combout\); + +-- Location: FF_X34_Y24_N15 +\inst3|memory_rtl_0_bypass[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[6]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(6)); + +-- Location: IOIBUF_X7_Y34_N1 +\Address[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(3), + o => \Address[3]~input_o\); + +-- Location: LCCOMB_X34_Y24_N30 +\inst3|addr~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~3_combout\ = (\inst3|ce0Prev~q\ & (\Address[3]~input_o\ & !\nCE~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000010001000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \Address[3]~input_o\, + datad => \nCE~input_o\, + combout => \inst3|addr~3_combout\); + +-- Location: FF_X34_Y24_N31 +\inst3|addr[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~3_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(3)); + +-- Location: FF_X27_Y29_N1 +\inst3|memory_rtl_0_bypass[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(3), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(7)); + +-- Location: FF_X34_Y24_N13 +\inst3|addr[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~2_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(2)); + +-- Location: FF_X27_Y29_N23 +\inst3|memory_rtl_0_bypass[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(2), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(5)); + +-- Location: FF_X34_Y24_N5 +\inst3|memory_rtl_0_bypass[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~3_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(8)); + +-- Location: LCCOMB_X27_Y29_N22 +\inst3|memory~35\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~35_combout\ = (\inst3|memory_rtl_0_bypass\(6) & (\inst3|memory_rtl_0_bypass\(5) & (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) # (!\inst3|memory_rtl_0_bypass\(6) & (!\inst3|memory_rtl_0_bypass\(5) & +-- (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(6), + datab => \inst3|memory_rtl_0_bypass\(7), + datac => \inst3|memory_rtl_0_bypass\(5), + datad => \inst3|memory_rtl_0_bypass\(8), + combout => \inst3|memory~35_combout\); + +-- Location: IOIBUF_X38_Y34_N15 +\Address[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(0), + o => \Address[0]~input_o\); + +-- Location: LCCOMB_X34_Y24_N24 +\inst3|addr~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~0_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[0]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \Address[0]~input_o\, + combout => \inst3|addr~0_combout\); + +-- Location: LCCOMB_X34_Y24_N18 +\inst3|memory_rtl_0_bypass[2]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[2]~feeder_combout\ = \inst3|addr~0_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~0_combout\, + combout => \inst3|memory_rtl_0_bypass[2]~feeder_combout\); + +-- Location: FF_X34_Y24_N19 +\inst3|memory_rtl_0_bypass[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[2]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(2)); + +-- Location: IOIBUF_X14_Y34_N15 +\Address[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(1), + o => \Address[1]~input_o\); + +-- Location: LCCOMB_X34_Y24_N2 +\inst3|addr~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~1_combout\ = (\Address[1]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[1]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~1_combout\); + +-- Location: FF_X34_Y24_N3 +\inst3|addr[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~1_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(1)); + +-- Location: FF_X27_Y29_N29 +\inst3|memory_rtl_0_bypass[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(1), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(3)); + +-- Location: FF_X34_Y24_N25 +\inst3|addr[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~0_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(0)); + +-- Location: FF_X27_Y29_N11 +\inst3|memory_rtl_0_bypass[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(0), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(1)); + +-- Location: LCCOMB_X34_Y24_N16 +\inst3|memory_rtl_0_bypass[4]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[4]~feeder_combout\ = \inst3|addr~1_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~1_combout\, + combout => \inst3|memory_rtl_0_bypass[4]~feeder_combout\); + +-- Location: FF_X34_Y24_N17 +\inst3|memory_rtl_0_bypass[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[4]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(4)); + +-- Location: LCCOMB_X27_Y29_N10 +\inst3|memory~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~34_combout\ = (\inst3|memory_rtl_0_bypass\(2) & (\inst3|memory_rtl_0_bypass\(1) & (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) # (!\inst3|memory_rtl_0_bypass\(2) & (!\inst3|memory_rtl_0_bypass\(1) & +-- (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(2), + datab => \inst3|memory_rtl_0_bypass\(3), + datac => \inst3|memory_rtl_0_bypass\(1), + datad => \inst3|memory_rtl_0_bypass\(4), + combout => \inst3|memory~34_combout\); + +-- Location: LCCOMB_X27_Y29_N18 +\inst3|memory~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~36_combout\ = (\inst3|memory~35_combout\ & \inst3|memory~34_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst3|memory~35_combout\, + datad => \inst3|memory~34_combout\, + combout => \inst3|memory~36_combout\); + +-- Location: FF_X27_Y29_N17 +\inst3|memory_rtl_0_bypass[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|memory~48_combout\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(0)); + +-- Location: IOIBUF_X38_Y34_N1 +\Address[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(7), + o => \Address[7]~input_o\); + +-- Location: LCCOMB_X34_Y24_N22 +\inst3|addr~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~7_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[7]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datad => \Address[7]~input_o\, + combout => \inst3|addr~7_combout\); + +-- Location: FF_X34_Y24_N23 +\inst3|addr[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~7_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(7)); + +-- Location: FF_X34_Y24_N11 +\inst3|memory_rtl_0_bypass[15]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(7), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(15)); + +-- Location: IOIBUF_X14_Y34_N8 +\Address[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(6), + o => \Address[6]~input_o\); + +-- Location: LCCOMB_X34_Y24_N20 +\inst3|addr~6\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~6_combout\ = (\Address[6]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[6]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~6_combout\); + +-- Location: FF_X34_Y24_N21 +\inst3|addr[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~6_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(6)); + +-- Location: LCCOMB_X34_Y24_N8 +\inst3|memory_rtl_0_bypass[13]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[13]~feeder_combout\ = \inst3|addr\(6) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(6), + combout => \inst3|memory_rtl_0_bypass[13]~feeder_combout\); + +-- Location: FF_X34_Y24_N9 +\inst3|memory_rtl_0_bypass[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[13]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(13)); + +-- Location: FF_X34_Y24_N7 +\inst3|memory_rtl_0_bypass[14]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~6_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(14)); + +-- Location: LCCOMB_X34_Y24_N28 +\inst3|memory_rtl_0_bypass[16]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[16]~feeder_combout\ = \inst3|addr~7_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~7_combout\, + combout => \inst3|memory_rtl_0_bypass[16]~feeder_combout\); + +-- Location: FF_X34_Y24_N29 +\inst3|memory_rtl_0_bypass[16]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[16]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(16)); + +-- Location: LCCOMB_X34_Y24_N6 +\inst3|memory~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~38_combout\ = (\inst3|memory_rtl_0_bypass\(15) & (\inst3|memory_rtl_0_bypass\(16) & (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) # (!\inst3|memory_rtl_0_bypass\(15) & (!\inst3|memory_rtl_0_bypass\(16) & +-- (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000001001000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(15), + datab => \inst3|memory_rtl_0_bypass\(13), + datac => \inst3|memory_rtl_0_bypass\(14), + datad => \inst3|memory_rtl_0_bypass\(16), + combout => \inst3|memory~38_combout\); + +-- Location: LCCOMB_X27_Y29_N16 +\inst3|memory~39\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~39_combout\ = (\inst3|memory~37_combout\ & (\inst3|memory~36_combout\ & (\inst3|memory_rtl_0_bypass\(0) & \inst3|memory~38_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~37_combout\, + datab => \inst3|memory~36_combout\, + datac => \inst3|memory_rtl_0_bypass\(0), + datad => \inst3|memory~38_combout\, + combout => \inst3|memory~39_combout\); + +-- Location: LCCOMB_X35_Y33_N24 +\inst3|stateMM0.Waiting~_wirecell\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|stateMM0.Waiting~_wirecell_combout\ = !\inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000011111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|stateMM0.Waiting~_wirecell_combout\); + +-- Location: IOIBUF_X40_Y34_N8 +\Data[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(0), + o => \Data[0]~input_o\); + +-- Location: IOIBUF_X45_Y34_N22 +\Data[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(1), + o => \Data[1]~input_o\); + +-- Location: IOIBUF_X45_Y34_N15 +\Data[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(2), + o => \Data[2]~input_o\); + +-- Location: IOIBUF_X45_Y34_N8 +\Data[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(3), + o => \Data[3]~input_o\); + +-- Location: IOIBUF_X16_Y34_N15 +\Data[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(4), + o => \Data[4]~input_o\); + +-- Location: IOIBUF_X16_Y34_N1 +\Data[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(5), + o => \Data[5]~input_o\); + +-- Location: IOIBUF_X18_Y34_N22 +\Data[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(6), + o => \Data[6]~input_o\); + +-- Location: IOIBUF_X18_Y34_N1 +\Data[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(7), + o => \Data[7]~input_o\); + +-- Location: M9K_X33_Y29_N0 +\inst3|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block +-- pragma translate_off +GENERIC MAP ( + data_interleave_offset_in_bits => 1, + data_interleave_width_in_bits => 1, + logical_ram_name => "RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM", + mixed_port_feed_through_mode => "old", + operation_mode => "dual_port", + port_a_address_clear => "none", + port_a_address_width => 8, + port_a_byte_enable_clock => "none", + port_a_data_out_clear => "none", + port_a_data_out_clock => "none", + port_a_data_width => 36, + port_a_first_address => 0, + port_a_first_bit_number => 0, + port_a_last_address => 255, + port_a_logical_ram_depth => 256, + port_a_logical_ram_width => 8, + port_a_read_during_write_mode => "new_data_with_nbe_read", + port_b_address_clear => "none", + port_b_address_clock => "clock0", + port_b_address_width => 8, + port_b_data_out_clear => "none", + port_b_data_out_clock => "none", + port_b_data_width => 36, + port_b_first_address => 0, + port_b_first_bit_number => 0, + port_b_last_address => 255, + port_b_logical_ram_depth => 256, + port_b_logical_ram_width => 8, + port_b_read_during_write_mode => "new_data_with_nbe_read", + port_b_read_enable_clock => "clock0", + ram_block_type => "M9K") +-- pragma translate_on +PORT MAP ( + portawe => \inst3|memory~48_combout\, + portbre => VCC, + portbaddrstall => \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\, + clk0 => \FPGA_CLK~inputclkctrl_outclk\, + portadatain => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\, + portaaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\, + portbaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + portbdataout => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\); + +-- Location: LCCOMB_X35_Y29_N24 +\inst3|memory_rtl_0_bypass[24]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[24]~feeder_combout\ = \Data[7]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[7]~input_o\, + combout => \inst3|memory_rtl_0_bypass[24]~feeder_combout\); + +-- Location: FF_X35_Y29_N25 +\inst3|memory_rtl_0_bypass[24]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[24]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(24)); + +-- Location: LCCOMB_X35_Y29_N0 +\inst3|memory~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~40_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(24)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a7\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a7\, + datad => \inst3|memory_rtl_0_bypass\(24), + combout => \inst3|memory~40_combout\); + +-- Location: LCCOMB_X27_Y29_N12 +\inst3|Selector4~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector4~0_combout\ = (!\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector4~0_combout\); + +-- Location: FF_X27_Y29_N13 +\inst3|stateMM0.Reading\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector4~0_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Reading~q\); + +-- Location: LCCOMB_X27_Y29_N26 +\inst3|Selector74~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector74~0_combout\ = (\inst3|stateMM0.Reading~q\) # ((!\inst3|stateMM0.Waiting~q\ & ((\nCE~input_o\) # (!\inst3|ce0Prev~q\)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010101011101111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Reading~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector74~0_combout\); + +-- Location: FF_X35_Y29_N1 +\inst3|data0[7]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~40_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N16 +\inst3|data0[7]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[7]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[7]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N17 +\inst3|data0[7]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[7]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~en_q\); + +-- Location: LCCOMB_X35_Y29_N26 +\inst3|memory_rtl_0_bypass[23]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[23]~feeder_combout\ = \Data[6]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[6]~input_o\, + combout => \inst3|memory_rtl_0_bypass[23]~feeder_combout\); + +-- Location: FF_X35_Y29_N27 +\inst3|memory_rtl_0_bypass[23]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[23]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(23)); + +-- Location: LCCOMB_X35_Y29_N18 +\inst3|memory~41\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~41_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(23))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a6\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(23), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a6\, + combout => \inst3|memory~41_combout\); + +-- Location: FF_X35_Y29_N19 +\inst3|data0[6]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~41_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N18 +\inst3|data0[6]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[6]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[6]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N19 +\inst3|data0[6]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[6]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~en_q\); + +-- Location: LCCOMB_X35_Y29_N28 +\inst3|memory_rtl_0_bypass[22]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[22]~feeder_combout\ = \Data[5]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[5]~input_o\, + combout => \inst3|memory_rtl_0_bypass[22]~feeder_combout\); + +-- Location: FF_X35_Y29_N29 +\inst3|memory_rtl_0_bypass[22]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[22]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(22)); + +-- Location: LCCOMB_X35_Y29_N20 +\inst3|memory~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~42_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(22)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a5\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111101000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a5\, + datac => \inst3|memory~39_combout\, + datad => \inst3|memory_rtl_0_bypass\(22), + combout => \inst3|memory~42_combout\); + +-- Location: FF_X35_Y29_N21 +\inst3|data0[5]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~42_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N4 +\inst3|data0[5]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[5]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[5]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N5 +\inst3|data0[5]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[5]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~en_q\); + +-- Location: LCCOMB_X35_Y29_N14 +\inst3|memory_rtl_0_bypass[21]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[21]~feeder_combout\ = \Data[4]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[4]~input_o\, + combout => \inst3|memory_rtl_0_bypass[21]~feeder_combout\); + +-- Location: FF_X35_Y29_N15 +\inst3|memory_rtl_0_bypass[21]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[21]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(21)); + +-- Location: LCCOMB_X35_Y29_N30 +\inst3|memory~43\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~43_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(21)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a4\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1110001011100010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a4\, + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(21), + combout => \inst3|memory~43_combout\); + +-- Location: FF_X35_Y29_N31 +\inst3|data0[4]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~43_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N6 +\inst3|data0[4]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[4]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[4]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N7 +\inst3|data0[4]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[4]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~en_q\); + +-- Location: FF_X35_Y29_N9 +\inst3|memory_rtl_0_bypass[20]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[3]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(20)); + +-- Location: LCCOMB_X35_Y29_N16 +\inst3|memory~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~44_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(20))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a3\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111001111000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(20), + datad => \inst3|memory_rtl_0|auto_generated|ram_block1a3\, + combout => \inst3|memory~44_combout\); + +-- Location: FF_X35_Y29_N17 +\inst3|data0[3]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~44_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N8 +\inst3|data0[3]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[3]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[3]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N9 +\inst3|data0[3]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[3]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~en_q\); + +-- Location: FF_X35_Y29_N11 +\inst3|memory_rtl_0_bypass[19]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[2]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(19)); + +-- Location: LCCOMB_X35_Y29_N2 +\inst3|memory~45\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~45_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(19)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a2\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a2\, + datad => \inst3|memory_rtl_0_bypass\(19), + combout => \inst3|memory~45_combout\); + +-- Location: FF_X35_Y29_N3 +\inst3|data0[2]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~45_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N2 +\inst3|data0[2]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[2]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[2]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N3 +\inst3|data0[2]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[2]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~en_q\); + +-- Location: FF_X35_Y29_N13 +\inst3|memory_rtl_0_bypass[18]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[1]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(18)); + +-- Location: LCCOMB_X35_Y29_N4 +\inst3|memory~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~46_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(18)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a1\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a1\, + datad => \inst3|memory_rtl_0_bypass\(18), + combout => \inst3|memory~46_combout\); + +-- Location: FF_X35_Y29_N5 +\inst3|data0[1]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~46_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N20 +\inst3|data0[1]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[1]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[1]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N21 +\inst3|data0[1]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[1]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~en_q\); + +-- Location: FF_X35_Y29_N23 +\inst3|memory_rtl_0_bypass[17]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[0]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(17)); + +-- Location: LCCOMB_X35_Y29_N6 +\inst3|memory~47\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~47_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(17))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(17), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\, + combout => \inst3|memory~47_combout\); + +-- Location: FF_X35_Y29_N7 +\inst3|data0[0]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~47_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N22 +\inst3|data0[0]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[0]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[0]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N23 +\inst3|data0[0]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[0]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~en_q\); + +-- Location: LCCOMB_X26_Y29_N8 \inst2|counter[0]~24\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[0]~24_combout\ = \inst2|counter\(0) $ (VCC) @@ -334,427 +2343,16 @@ PORT MAP ( -- pragma translate_off GENERIC MAP ( - lut_mask => "0101010110101010", + lut_mask => "0011001111001100", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(0), + datab => \inst2|counter\(0), datad => VCC, combout => \inst2|counter[0]~24_combout\, cout => \inst2|counter[0]~25\); --- Location: FF_X51_Y14_N9 -\inst2|counter[0]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[0]~24_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(0)); - --- Location: LCCOMB_X51_Y14_N10 -\inst2|counter[1]~26\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) --- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(1), - datad => VCC, - cin => \inst2|counter[0]~25\, - combout => \inst2|counter[1]~26_combout\, - cout => \inst2|counter[1]~27\); - --- Location: FF_X51_Y14_N11 -\inst2|counter[1]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[1]~26_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(1)); - --- Location: LCCOMB_X51_Y14_N12 -\inst2|counter[2]~28\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) --- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(2), - datad => VCC, - cin => \inst2|counter[1]~27\, - combout => \inst2|counter[2]~28_combout\, - cout => \inst2|counter[2]~29\); - --- Location: FF_X51_Y14_N13 -\inst2|counter[2]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[2]~28_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(2)); - --- Location: LCCOMB_X51_Y14_N14 -\inst2|counter[3]~30\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) --- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(3), - datad => VCC, - cin => \inst2|counter[2]~29\, - combout => \inst2|counter[3]~30_combout\, - cout => \inst2|counter[3]~31\); - --- Location: FF_X51_Y14_N15 -\inst2|counter[3]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[3]~30_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(3)); - --- Location: LCCOMB_X51_Y14_N16 -\inst2|counter[4]~32\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) --- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1010010100001010", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(4), - datad => VCC, - cin => \inst2|counter[3]~31\, - combout => \inst2|counter[4]~32_combout\, - cout => \inst2|counter[4]~33\); - --- Location: FF_X51_Y14_N17 -\inst2|counter[4]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[4]~32_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(4)); - --- Location: LCCOMB_X51_Y14_N18 -\inst2|counter[5]~34\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) --- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(5), - datad => VCC, - cin => \inst2|counter[4]~33\, - combout => \inst2|counter[5]~34_combout\, - cout => \inst2|counter[5]~35\); - --- Location: FF_X51_Y14_N19 -\inst2|counter[5]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[5]~34_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(5)); - --- Location: LCCOMB_X51_Y14_N20 -\inst2|counter[6]~36\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) --- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(6), - datad => VCC, - cin => \inst2|counter[5]~35\, - combout => \inst2|counter[6]~36_combout\, - cout => \inst2|counter[6]~37\); - --- Location: FF_X51_Y14_N21 -\inst2|counter[6]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[6]~36_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(6)); - --- Location: LCCOMB_X51_Y14_N22 -\inst2|counter[7]~38\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) --- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(7), - datad => VCC, - cin => \inst2|counter[6]~37\, - combout => \inst2|counter[7]~38_combout\, - cout => \inst2|counter[7]~39\); - --- Location: FF_X51_Y14_N23 -\inst2|counter[7]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[7]~38_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(7)); - --- Location: LCCOMB_X51_Y14_N24 -\inst2|counter[8]~40\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) --- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(8), - datad => VCC, - cin => \inst2|counter[7]~39\, - combout => \inst2|counter[8]~40_combout\, - cout => \inst2|counter[8]~41\); - --- Location: FF_X51_Y14_N25 -\inst2|counter[8]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[8]~40_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(8)); - --- Location: LCCOMB_X51_Y14_N26 -\inst2|counter[9]~42\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) --- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(9), - datad => VCC, - cin => \inst2|counter[8]~41\, - combout => \inst2|counter[9]~42_combout\, - cout => \inst2|counter[9]~43\); - --- Location: FF_X51_Y14_N27 -\inst2|counter[9]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[9]~42_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(9)); - --- Location: LCCOMB_X51_Y14_N28 -\inst2|counter[10]~44\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) --- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(10), - datad => VCC, - cin => \inst2|counter[9]~43\, - combout => \inst2|counter[10]~44_combout\, - cout => \inst2|counter[10]~45\); - --- Location: FF_X51_Y14_N29 -\inst2|counter[10]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[10]~44_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(10)); - --- Location: LCCOMB_X51_Y14_N30 -\inst2|counter[11]~46\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) --- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(11), - datad => VCC, - cin => \inst2|counter[10]~45\, - combout => \inst2|counter[11]~46_combout\, - cout => \inst2|counter[11]~47\); - --- Location: FF_X51_Y14_N31 -\inst2|counter[11]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[11]~46_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(11)); - --- Location: LCCOMB_X51_Y13_N0 -\inst2|counter[12]~48\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) --- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(12), - datad => VCC, - cin => \inst2|counter[11]~47\, - combout => \inst2|counter[12]~48_combout\, - cout => \inst2|counter[12]~49\); - --- Location: FF_X51_Y13_N1 -\inst2|counter[12]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[12]~48_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(12)); - --- Location: LCCOMB_X51_Y13_N2 +-- Location: LCCOMB_X26_Y28_N2 \inst2|counter[13]~50\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[13]~50_combout\ = (\inst2|counter\(13) & (!\inst2|counter[12]~49\)) # (!\inst2|counter\(13) & ((\inst2|counter[12]~49\) # (GND))) @@ -772,22 +2370,7 @@ PORT MAP ( combout => \inst2|counter[13]~50_combout\, cout => \inst2|counter[13]~51\); --- Location: FF_X51_Y13_N3 -\inst2|counter[13]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[13]~50_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(13)); - --- Location: LCCOMB_X51_Y13_N4 +-- Location: LCCOMB_X26_Y28_N4 \inst2|counter[14]~52\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[14]~52_combout\ = (\inst2|counter\(14) & (\inst2|counter[13]~51\ $ (GND))) # (!\inst2|counter\(14) & (!\inst2|counter[13]~51\ & VCC)) @@ -805,7 +2388,7 @@ PORT MAP ( combout => \inst2|counter[14]~52_combout\, cout => \inst2|counter[14]~53\); --- Location: FF_X51_Y13_N5 +-- Location: FF_X26_Y28_N5 \inst2|counter[14]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -815,12 +2398,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[14]~52_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(14)); --- Location: LCCOMB_X51_Y13_N6 +-- Location: LCCOMB_X26_Y28_N6 \inst2|counter[15]~54\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[15]~54_combout\ = (\inst2|counter\(15) & (!\inst2|counter[14]~53\)) # (!\inst2|counter\(15) & ((\inst2|counter[14]~53\) # (GND))) @@ -838,7 +2421,7 @@ PORT MAP ( combout => \inst2|counter[15]~54_combout\, cout => \inst2|counter[15]~55\); --- Location: FF_X51_Y13_N7 +-- Location: FF_X26_Y28_N7 \inst2|counter[15]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -848,12 +2431,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[15]~54_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(15)); --- Location: LCCOMB_X51_Y13_N8 +-- Location: LCCOMB_X26_Y28_N8 \inst2|counter[16]~56\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[16]~56_combout\ = (\inst2|counter\(16) & (\inst2|counter[15]~55\ $ (GND))) # (!\inst2|counter\(16) & (!\inst2|counter[15]~55\ & VCC)) @@ -871,7 +2454,7 @@ PORT MAP ( combout => \inst2|counter[16]~56_combout\, cout => \inst2|counter[16]~57\); --- Location: FF_X51_Y13_N9 +-- Location: FF_X26_Y28_N9 \inst2|counter[16]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -881,12 +2464,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[16]~56_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(16)); --- Location: LCCOMB_X51_Y13_N10 +-- Location: LCCOMB_X26_Y28_N10 \inst2|counter[17]~58\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[17]~58_combout\ = (\inst2|counter\(17) & (!\inst2|counter[16]~57\)) # (!\inst2|counter\(17) & ((\inst2|counter[16]~57\) # (GND))) @@ -904,7 +2487,7 @@ PORT MAP ( combout => \inst2|counter[17]~58_combout\, cout => \inst2|counter[17]~59\); --- Location: FF_X51_Y13_N11 +-- Location: FF_X26_Y28_N11 \inst2|counter[17]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -914,29 +2497,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[17]~58_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(17)); --- Location: LCCOMB_X50_Y13_N20 -\inst2|LessThan0~0\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~0_combout\ = ((!\inst2|counter\(15) & (!\inst2|counter\(16) & !\inst2|counter\(14)))) # (!\inst2|counter\(17)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0000111100011111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|counter\(16), - datac => \inst2|counter\(17), - datad => \inst2|counter\(14), - combout => \inst2|LessThan0~0_combout\); - --- Location: LCCOMB_X51_Y13_N12 +-- Location: LCCOMB_X26_Y28_N12 \inst2|counter[18]~60\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[18]~60_combout\ = (\inst2|counter\(18) & (\inst2|counter[17]~59\ $ (GND))) # (!\inst2|counter\(18) & (!\inst2|counter[17]~59\ & VCC)) @@ -954,7 +2520,7 @@ PORT MAP ( combout => \inst2|counter[18]~60_combout\, cout => \inst2|counter[18]~61\); --- Location: FF_X51_Y13_N13 +-- Location: FF_X26_Y28_N13 \inst2|counter[18]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -964,12 +2530,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[18]~60_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(18)); --- Location: LCCOMB_X51_Y13_N14 +-- Location: LCCOMB_X26_Y28_N14 \inst2|counter[19]~62\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[19]~62_combout\ = (\inst2|counter\(19) & (!\inst2|counter[18]~61\)) # (!\inst2|counter\(19) & ((\inst2|counter[18]~61\) # (GND))) @@ -987,7 +2553,7 @@ PORT MAP ( combout => \inst2|counter[19]~62_combout\, cout => \inst2|counter[19]~63\); --- Location: FF_X51_Y13_N15 +-- Location: FF_X26_Y28_N15 \inst2|counter[19]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -997,12 +2563,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[19]~62_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(19)); --- Location: LCCOMB_X51_Y13_N16 +-- Location: LCCOMB_X26_Y28_N16 \inst2|counter[20]~64\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[20]~64_combout\ = (\inst2|counter\(20) & (\inst2|counter[19]~63\ $ (GND))) # (!\inst2|counter\(20) & (!\inst2|counter[19]~63\ & VCC)) @@ -1020,7 +2586,7 @@ PORT MAP ( combout => \inst2|counter[20]~64_combout\, cout => \inst2|counter[20]~65\); --- Location: FF_X51_Y13_N17 +-- Location: FF_X26_Y28_N17 \inst2|counter[20]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1030,12 +2596,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[20]~64_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(20)); --- Location: LCCOMB_X51_Y13_N18 +-- Location: LCCOMB_X26_Y28_N18 \inst2|counter[21]~66\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[21]~66_combout\ = (\inst2|counter\(21) & (!\inst2|counter[20]~65\)) # (!\inst2|counter\(21) & ((\inst2|counter[20]~65\) # (GND))) @@ -1053,7 +2619,7 @@ PORT MAP ( combout => \inst2|counter[21]~66_combout\, cout => \inst2|counter[21]~67\); --- Location: FF_X51_Y13_N19 +-- Location: FF_X26_Y28_N19 \inst2|counter[21]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1063,12 +2629,29 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[21]~66_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(21)); --- Location: LCCOMB_X51_Y13_N20 +-- Location: LCCOMB_X26_Y28_N26 +\inst2|LessThan0~8\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~8_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0111111111111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(18), + datab => \inst2|counter\(20), + datac => \inst2|counter\(19), + datad => \inst2|counter\(21), + combout => \inst2|LessThan0~8_combout\); + +-- Location: LCCOMB_X26_Y28_N20 \inst2|counter[22]~68\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[22]~68_combout\ = (\inst2|counter\(22) & (\inst2|counter[21]~67\ $ (GND))) # (!\inst2|counter\(22) & (!\inst2|counter[21]~67\ & VCC)) @@ -1086,7 +2669,7 @@ PORT MAP ( combout => \inst2|counter[22]~68_combout\, cout => \inst2|counter[22]~69\); --- Location: FF_X51_Y13_N21 +-- Location: FF_X26_Y28_N21 \inst2|counter[22]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1096,12 +2679,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[22]~68_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(22)); --- Location: LCCOMB_X51_Y13_N22 +-- Location: LCCOMB_X26_Y28_N22 \inst2|counter[23]~70\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[23]~70_combout\ = \inst2|counter\(23) $ (\inst2|counter[22]~69\) @@ -1116,7 +2699,7 @@ PORT MAP ( cin => \inst2|counter[22]~69\, combout => \inst2|counter[23]~70_combout\); --- Location: FF_X51_Y13_N23 +-- Location: FF_X26_Y28_N23 \inst2|counter[23]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1126,48 +2709,31 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[23]~70_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(23)); --- Location: LCCOMB_X51_Y13_N24 -\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N28 +\inst2|LessThan0~9\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~1_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) +-- \inst2|LessThan0~9_combout\ = (\inst2|LessThan0~8_combout\) # ((!\inst2|counter\(22)) # (!\inst2|counter\(23))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0111111111111111", + lut_mask => "1010111111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(18), - datab => \inst2|counter\(20), - datac => \inst2|counter\(19), - datad => \inst2|counter\(21), - combout => \inst2|LessThan0~1_combout\); + dataa => \inst2|LessThan0~8_combout\, + datac => \inst2|counter\(23), + datad => \inst2|counter\(22), + combout => \inst2|LessThan0~9_combout\); --- Location: LCCOMB_X51_Y13_N30 +-- Location: LCCOMB_X25_Y23_N18 \inst2|LessThan0~2\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~2_combout\ = ((\inst2|LessThan0~1_combout\) # (!\inst2|counter\(23))) # (!\inst2|counter\(22)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111111100111111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(22), - datac => \inst2|counter\(23), - datad => \inst2|LessThan0~1_combout\, - combout => \inst2|LessThan0~2_combout\); - --- Location: LCCOMB_X51_Y14_N4 -\inst2|LessThan0~5\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(9) & (!\inst2|counter\(8) & (!\inst2|counter\(7) & !\inst2|counter\(10)))) +-- \inst2|LessThan0~2_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(16) & (!\inst2|counter\(15) & !\inst2|counter\(6)))) -- pragma translate_off GENERIC MAP ( @@ -1175,113 +2741,590 @@ GENERIC MAP ( sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(9), - datab => \inst2|counter\(8), - datac => \inst2|counter\(7), - datad => \inst2|counter\(10), - combout => \inst2|LessThan0~5_combout\); + dataa => \inst2|counter\(13), + datab => \inst2|counter\(16), + datac => \inst2|counter\(15), + datad => \inst2|counter\(6), + combout => \inst2|LessThan0~2_combout\); --- Location: LCCOMB_X51_Y14_N0 +-- Location: LCCOMB_X26_Y29_N4 \inst2|LessThan0~3\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(2) & (!\inst2|counter\(4) & ((!\inst2|counter\(1)) # (!\inst2|counter\(0))))) +-- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(7) & (!\inst2|counter\(10) & (!\inst2|counter\(9) & !\inst2|counter\(8)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0000000100010001", + lut_mask => "0000000000000001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(2), - datab => \inst2|counter\(4), - datac => \inst2|counter\(0), - datad => \inst2|counter\(1), + dataa => \inst2|counter\(7), + datab => \inst2|counter\(10), + datac => \inst2|counter\(9), + datad => \inst2|counter\(8), combout => \inst2|LessThan0~3_combout\); --- Location: LCCOMB_X51_Y14_N6 -\inst2|LessThan0~4\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N0 +\inst2|LessThan0~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~4_combout\ = ((\inst2|LessThan0~3_combout\) # ((!\inst2|counter\(4) & !\inst2|counter\(3)))) # (!\inst2|counter\(5)) +-- \inst2|LessThan0~0_combout\ = (!\inst2|counter\(4) & (!\inst2|counter\(2) & ((!\inst2|counter\(0)) # (!\inst2|counter\(1))))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111111100110111", + lut_mask => "0000000000010011", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datab => \inst2|counter\(4), + datac => \inst2|counter\(0), + datad => \inst2|counter\(2), + combout => \inst2|LessThan0~0_combout\); + +-- Location: LCCOMB_X26_Y29_N2 +\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~1_combout\ = (\inst2|LessThan0~0_combout\) # (((!\inst2|counter\(4) & !\inst2|counter\(3))) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100110111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(4), - datab => \inst2|counter\(5), + datab => \inst2|LessThan0~0_combout\, datac => \inst2|counter\(3), - datad => \inst2|LessThan0~3_combout\, - combout => \inst2|LessThan0~4_combout\); + datad => \inst2|counter\(5), + combout => \inst2|LessThan0~1_combout\); --- Location: LCCOMB_X51_Y14_N2 -\inst2|LessThan0~6\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N6 +\inst2|LessThan0~4\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~6_combout\ = (!\inst2|counter\(11) & (!\inst2|counter\(6) & (\inst2|LessThan0~5_combout\ & \inst2|LessThan0~4_combout\))) +-- \inst2|LessThan0~4_combout\ = (!\inst2|counter\(11) & (\inst2|LessThan0~2_combout\ & (\inst2|LessThan0~3_combout\ & \inst2|LessThan0~1_combout\))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0001000000000000", + lut_mask => "0100000000000000", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(11), - datab => \inst2|counter\(6), - datac => \inst2|LessThan0~5_combout\, - datad => \inst2|LessThan0~4_combout\, - combout => \inst2|LessThan0~6_combout\); + datab => \inst2|LessThan0~2_combout\, + datac => \inst2|LessThan0~3_combout\, + datad => \inst2|LessThan0~1_combout\, + combout => \inst2|LessThan0~4_combout\); --- Location: LCCOMB_X51_Y13_N28 -\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N24 +\inst2|LessThan0~6\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~7_combout\ = (\inst2|counter\(16)) # ((\inst2|counter\(13)) # ((\inst2|counter\(12) & !\inst2|LessThan0~6_combout\))) +-- \inst2|LessThan0~6_combout\ = ((!\inst2|counter\(14) & (!\inst2|counter\(16) & !\inst2|counter\(15)))) # (!\inst2|counter\(17)) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111101011111110", + lut_mask => "0101010101010111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(16), + dataa => \inst2|counter\(17), + datab => \inst2|counter\(14), + datac => \inst2|counter\(16), + datad => \inst2|counter\(15), + combout => \inst2|LessThan0~6_combout\); + +-- Location: LCCOMB_X26_Y28_N30 +\inst2|LessThan0~10\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~10_combout\ = (!\inst2|LessThan0~5_combout\ & (!\inst2|LessThan0~9_combout\ & (!\inst2|LessThan0~4_combout\ & !\inst2|LessThan0~6_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|LessThan0~5_combout\, + datab => \inst2|LessThan0~9_combout\, + datac => \inst2|LessThan0~4_combout\, + datad => \inst2|LessThan0~6_combout\, + combout => \inst2|LessThan0~10_combout\); + +-- Location: FF_X26_Y29_N9 +\inst2|counter[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[0]~24_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(0)); + +-- Location: LCCOMB_X26_Y29_N10 +\inst2|counter[1]~26\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) +-- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datad => VCC, + cin => \inst2|counter[0]~25\, + combout => \inst2|counter[1]~26_combout\, + cout => \inst2|counter[1]~27\); + +-- Location: FF_X26_Y29_N11 +\inst2|counter[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[1]~26_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(1)); + +-- Location: LCCOMB_X26_Y29_N12 +\inst2|counter[2]~28\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) +-- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010010100001010", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(2), + datad => VCC, + cin => \inst2|counter[1]~27\, + combout => \inst2|counter[2]~28_combout\, + cout => \inst2|counter[2]~29\); + +-- Location: FF_X26_Y29_N13 +\inst2|counter[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[2]~28_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(2)); + +-- Location: LCCOMB_X26_Y29_N14 +\inst2|counter[3]~30\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) +-- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(3), + datad => VCC, + cin => \inst2|counter[2]~29\, + combout => \inst2|counter[3]~30_combout\, + cout => \inst2|counter[3]~31\); + +-- Location: FF_X26_Y29_N15 +\inst2|counter[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[3]~30_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(3)); + +-- Location: LCCOMB_X26_Y29_N16 +\inst2|counter[4]~32\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) +-- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(4), + datad => VCC, + cin => \inst2|counter[3]~31\, + combout => \inst2|counter[4]~32_combout\, + cout => \inst2|counter[4]~33\); + +-- Location: FF_X26_Y29_N17 +\inst2|counter[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[4]~32_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(4)); + +-- Location: LCCOMB_X26_Y29_N18 +\inst2|counter[5]~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) +-- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(5), + datad => VCC, + cin => \inst2|counter[4]~33\, + combout => \inst2|counter[5]~34_combout\, + cout => \inst2|counter[5]~35\); + +-- Location: FF_X26_Y29_N19 +\inst2|counter[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[5]~34_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(5)); + +-- Location: LCCOMB_X26_Y29_N20 +\inst2|counter[6]~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) +-- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(6), + datad => VCC, + cin => \inst2|counter[5]~35\, + combout => \inst2|counter[6]~36_combout\, + cout => \inst2|counter[6]~37\); + +-- Location: FF_X26_Y29_N21 +\inst2|counter[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[6]~36_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(6)); + +-- Location: LCCOMB_X26_Y29_N22 +\inst2|counter[7]~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) +-- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(7), + datad => VCC, + cin => \inst2|counter[6]~37\, + combout => \inst2|counter[7]~38_combout\, + cout => \inst2|counter[7]~39\); + +-- Location: FF_X26_Y29_N23 +\inst2|counter[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[7]~38_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(7)); + +-- Location: LCCOMB_X26_Y29_N24 +\inst2|counter[8]~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) +-- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(8), + datad => VCC, + cin => \inst2|counter[7]~39\, + combout => \inst2|counter[8]~40_combout\, + cout => \inst2|counter[8]~41\); + +-- Location: FF_X26_Y29_N25 +\inst2|counter[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[8]~40_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(8)); + +-- Location: LCCOMB_X26_Y29_N26 +\inst2|counter[9]~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) +-- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(9), + datad => VCC, + cin => \inst2|counter[8]~41\, + combout => \inst2|counter[9]~42_combout\, + cout => \inst2|counter[9]~43\); + +-- Location: FF_X26_Y29_N27 +\inst2|counter[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[9]~42_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(9)); + +-- Location: LCCOMB_X26_Y29_N28 +\inst2|counter[10]~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) +-- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(10), + datad => VCC, + cin => \inst2|counter[9]~43\, + combout => \inst2|counter[10]~44_combout\, + cout => \inst2|counter[10]~45\); + +-- Location: FF_X26_Y29_N29 +\inst2|counter[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[10]~44_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(10)); + +-- Location: LCCOMB_X26_Y29_N30 +\inst2|counter[11]~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) +-- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(11), + datad => VCC, + cin => \inst2|counter[10]~45\, + combout => \inst2|counter[11]~46_combout\, + cout => \inst2|counter[11]~47\); + +-- Location: FF_X26_Y29_N31 +\inst2|counter[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[11]~46_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(11)); + +-- Location: LCCOMB_X26_Y28_N0 +\inst2|counter[12]~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) +-- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( datab => \inst2|counter\(12), - datac => \inst2|counter\(13), + datad => VCC, + cin => \inst2|counter[11]~47\, + combout => \inst2|counter[12]~48_combout\, + cout => \inst2|counter[12]~49\); + +-- Location: FF_X26_Y28_N1 +\inst2|counter[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[12]~48_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(12)); + +-- Location: FF_X26_Y28_N3 +\inst2|counter[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[13]~50_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(13)); + +-- Location: LCCOMB_X25_Y23_N4 +\inst2|LessThan0~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(15) & (!\inst2|counter\(12) & !\inst2|counter\(16)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(13), + datab => \inst2|counter\(15), + datac => \inst2|counter\(12), + datad => \inst2|counter\(16), + combout => \inst2|LessThan0~5_combout\); + +-- Location: LCCOMB_X25_Y23_N6 +\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~7_combout\ = (\inst2|LessThan0~5_combout\) # (\inst2|LessThan0~6_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst2|LessThan0~5_combout\, datad => \inst2|LessThan0~6_combout\, combout => \inst2|LessThan0~7_combout\); --- Location: LCCOMB_X51_Y13_N26 -\inst2|LessThan0~8\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~8_combout\ = (\inst2|LessThan0~0_combout\) # ((\inst2|LessThan0~2_combout\) # ((!\inst2|counter\(15) & !\inst2|LessThan0~7_combout\))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111110011111101", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|LessThan0~0_combout\, - datac => \inst2|LessThan0~2_combout\, - datad => \inst2|LessThan0~7_combout\, - combout => \inst2|LessThan0~8_combout\); - --- Location: LCCOMB_X52_Y13_N0 +-- Location: LCCOMB_X25_Y23_N8 \inst2|ledBuf~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (!\inst2|LessThan0~8_combout\) +-- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (((!\inst2|LessThan0~7_combout\ & (!\inst2|LessThan0~9_combout\ & !\inst2|LessThan0~4_combout\)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111000000001111", + lut_mask => "1111000011100001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( + dataa => \inst2|LessThan0~7_combout\, + datab => \inst2|LessThan0~9_combout\, datac => \inst2|ledBuf~q\, - datad => \inst2|LessThan0~8_combout\, + datad => \inst2|LessThan0~4_combout\, combout => \inst2|ledBuf~0_combout\); --- Location: FF_X52_Y13_N1 +-- Location: FF_X25_Y23_N9 \inst2|ledBuf\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1295,232 +3338,124 @@ PORT MAP ( devpor => ww_devpor, q => \inst2|ledBuf~q\); --- Location: IOIBUF_X38_Y34_N1 -\Address[7]~input\ : cycloneiii_io_ibuf +-- Location: PLL_1 +\inst|altpll_component|auto_generated|pll1\ : cycloneiii_pll -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + auto_settings => "false", + bandwidth_type => "medium", + c0_high => 3, + c0_initial => 1, + c0_low => 3, + c0_mode => "even", + c0_ph => 0, + c1_high => 2, + c1_initial => 1, + c1_low => 1, + c1_mode => "odd", + c1_ph => 0, + c1_use_casc_in => "off", + c2_high => 0, + c2_initial => 0, + c2_low => 0, + c2_mode => "bypass", + c2_ph => 0, + c2_use_casc_in => "off", + c3_high => 0, + c3_initial => 0, + c3_low => 0, + c3_mode => "bypass", + c3_ph => 0, + c3_use_casc_in => "off", + c4_high => 0, + c4_initial => 0, + c4_low => 0, + c4_mode => "bypass", + c4_ph => 0, + c4_use_casc_in => "off", + charge_pump_current_bits => 1, + clk0_counter => "c0", + clk0_divide_by => 1, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "0", + clk1_counter => "c1", + clk1_divide_by => 1, + clk1_duty_cycle => 50, + clk1_multiply_by => 8, + clk1_phase_shift => "0", + clk2_counter => "unused", + clk2_divide_by => 0, + clk2_duty_cycle => 50, + clk2_multiply_by => 0, + clk2_phase_shift => "0", + clk3_counter => "unused", + clk3_divide_by => 0, + clk3_duty_cycle => 50, + clk3_multiply_by => 0, + clk3_phase_shift => "0", + clk4_counter => "unused", + clk4_divide_by => 0, + clk4_duty_cycle => 50, + clk4_multiply_by => 0, + clk4_phase_shift => "0", + compensate_clock => "clock0", + inclk0_input_frequency => 40000, + inclk1_input_frequency => 0, + loop_filter_c_bits => 0, + loop_filter_r_bits => 24, + m => 24, + m_initial => 1, + m_ph => 0, + n => 1, + operation_mode => "normal", + pfd_max => 200000, + pfd_min => 3076, + pll_compensation_delay => 7057, + self_reset_on_loss_lock => "off", + simulation_type => "timing", + switch_over_type => "auto", + vco_center => 1538, + vco_divide_by => 0, + vco_frequency_control => "auto", + vco_max => 3333, + vco_min => 1538, + vco_multiply_by => 0, + vco_phase_shift_step => 208, + vco_post_scale => 2) -- pragma translate_on PORT MAP ( - i => ww_Address(7), - o => \Address[7]~input_o\); + areset => GND, + fbin => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + inclk => \inst|altpll_component|auto_generated|pll1_INCLK_bus\, + fbout => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + clk => \inst|altpll_component|auto_generated|pll1_CLK_bus\); --- Location: IOIBUF_X14_Y34_N8 -\Address[6]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G3 +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(6), - o => \Address[6]~input_o\); + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\); --- Location: IOIBUF_X7_Y34_N15 -\Address[5]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G4 +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(5), - o => \Address[5]~input_o\); - --- Location: IOIBUF_X14_Y34_N22 -\Address[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(4), - o => \Address[4]~input_o\); - --- Location: IOIBUF_X7_Y34_N1 -\Address[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(3), - o => \Address[3]~input_o\); - --- Location: IOIBUF_X7_Y34_N8 -\Address[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(2), - o => \Address[2]~input_o\); - --- Location: IOIBUF_X14_Y34_N15 -\Address[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(1), - o => \Address[1]~input_o\); - --- Location: IOIBUF_X38_Y34_N15 -\Address[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(0), - o => \Address[0]~input_o\); - --- Location: IOIBUF_X20_Y34_N1 -\nOE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nOE, - o => \nOE~input_o\); - --- Location: IOIBUF_X20_Y34_N8 -\nWE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nWE, - o => \nWE~input_o\); - --- Location: IOIBUF_X20_Y34_N15 -\nCE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nCE, - o => \nCE~input_o\); - --- Location: IOIBUF_X18_Y34_N1 -\Data[7]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(7), - o => \Data[7]~input_o\); - --- Location: IOIBUF_X18_Y34_N22 -\Data[6]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(6), - o => \Data[6]~input_o\); - --- Location: IOIBUF_X16_Y34_N1 -\Data[5]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(5), - o => \Data[5]~input_o\); - --- Location: IOIBUF_X16_Y34_N15 -\Data[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(4), - o => \Data[4]~input_o\); - --- Location: IOIBUF_X45_Y34_N8 -\Data[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(3), - o => \Data[3]~input_o\); - --- Location: IOIBUF_X45_Y34_N15 -\Data[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(2), - o => \Data[2]~input_o\); - --- Location: IOIBUF_X45_Y34_N22 -\Data[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(1), - o => \Data[1]~input_o\); - --- Location: IOIBUF_X40_Y34_N8 -\Data[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(0), - o => \Data[0]~input_o\); - -ww_FPGA_LED_1 <= \FPGA_LED_1~output_o\; - -Data(7) <= \Data[7]~output_o\; - -Data(6) <= \Data[6]~output_o\; - -Data(5) <= \Data[5]~output_o\; - -Data(4) <= \Data[4]~output_o\; - -Data(3) <= \Data[3]~output_o\; - -Data(2) <= \Data[2]~output_o\; - -Data(1) <= \Data[1]~output_o\; - -Data(0) <= \Data[0]~output_o\; + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\); END structure; diff --git a/MainController/simulation/modelsim/MainController_8_1200mv_0c_slow.vho b/MainController/simulation/modelsim/MainController_8_1200mv_0c_slow.vho index d2c6f05..0695c7d 100644 --- a/MainController/simulation/modelsim/MainController_8_1200mv_0c_slow.vho +++ b/MainController/simulation/modelsim/MainController_8_1200mv_0c_slow.vho @@ -16,7 +16,7 @@ -- PROGRAM "Quartus II 64-Bit" -- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" --- DATE "03/12/2024 16:24:29" +-- DATE "03/12/2024 17:46:57" -- -- Device: Altera EP3C25Q240C8 Package PQFP240 @@ -37,27 +37,20 @@ ENTITY MainController IS PORT ( FPGA_LED_1 : OUT std_logic; FPGA_CLK : IN std_logic; + FPGA_LED_2 : OUT std_logic; + FPGA_LED_3 : OUT std_logic; Data : INOUT std_logic_vector(7 DOWNTO 0); - Address : IN std_logic_vector(7 DOWNTO 0); - nOE : IN std_logic; nWE : IN std_logic; - nCE : IN std_logic + nOE : IN std_logic; + nCE : IN std_logic; + Address : IN std_logic_vector(7 DOWNTO 0) ); END MainController; -- Design Ports Information -- FPGA_LED_1 => Location: PIN_166, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA --- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- FPGA_LED_2 => Location: PIN_167, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA +-- FPGA_LED_3 => Location: PIN_168, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[7] => Location: PIN_221, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[6] => Location: PIN_223, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[5] => Location: PIN_224, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA @@ -67,6 +60,17 @@ END MainController; -- Data[1] => Location: PIN_189, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[0] => Location: PIN_194, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- FPGA_CLK => Location: PIN_31, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default ARCHITECTURE structure OF MainController IS @@ -81,42 +85,152 @@ SIGNAL ww_devclrn : std_logic; SIGNAL ww_devpor : std_logic; SIGNAL ww_FPGA_LED_1 : std_logic; SIGNAL ww_FPGA_CLK : std_logic; -SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); -SIGNAL ww_nOE : std_logic; +SIGNAL ww_FPGA_LED_2 : std_logic; +SIGNAL ww_FPGA_LED_3 : std_logic; SIGNAL ww_nWE : std_logic; +SIGNAL ww_nOE : std_logic; SIGNAL ww_nCE : std_logic; +SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); SIGNAL \FPGA_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); -SIGNAL \Address[7]~input_o\ : std_logic; -SIGNAL \Address[6]~input_o\ : std_logic; -SIGNAL \Address[5]~input_o\ : std_logic; -SIGNAL \Address[4]~input_o\ : std_logic; -SIGNAL \Address[3]~input_o\ : std_logic; -SIGNAL \Address[2]~input_o\ : std_logic; -SIGNAL \Address[1]~input_o\ : std_logic; -SIGNAL \Address[0]~input_o\ : std_logic; -SIGNAL \nOE~input_o\ : std_logic; -SIGNAL \nWE~input_o\ : std_logic; -SIGNAL \nCE~input_o\ : std_logic; -SIGNAL \Data[7]~input_o\ : std_logic; -SIGNAL \Data[6]~input_o\ : std_logic; -SIGNAL \Data[5]~input_o\ : std_logic; -SIGNAL \Data[4]~input_o\ : std_logic; -SIGNAL \Data[3]~input_o\ : std_logic; -SIGNAL \Data[2]~input_o\ : std_logic; -SIGNAL \Data[1]~input_o\ : std_logic; -SIGNAL \Data[0]~input_o\ : std_logic; -SIGNAL \Data[7]~output_o\ : std_logic; -SIGNAL \Data[6]~output_o\ : std_logic; -SIGNAL \Data[5]~output_o\ : std_logic; -SIGNAL \Data[4]~output_o\ : std_logic; -SIGNAL \Data[3]~output_o\ : std_logic; -SIGNAL \Data[2]~output_o\ : std_logic; -SIGNAL \Data[1]~output_o\ : std_logic; -SIGNAL \Data[0]~output_o\ : std_logic; -SIGNAL \FPGA_LED_1~output_o\ : std_logic; SIGNAL \FPGA_CLK~input_o\ : std_logic; SIGNAL \FPGA_CLK~inputclkctrl_outclk\ : std_logic; +SIGNAL \nCE~input_o\ : std_logic; +SIGNAL \Address[5]~input_o\ : std_logic; +SIGNAL \inst3|ce0Prev~q\ : std_logic; +SIGNAL \inst3|addr~5_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[12]~feeder_combout\ : std_logic; +SIGNAL \nWE~input_o\ : std_logic; +SIGNAL \inst3|we0Prev~q\ : std_logic; +SIGNAL \nOE~input_o\ : std_logic; +SIGNAL \inst3|Selector3~3_combout\ : std_logic; +SIGNAL \inst3|Selector3~2_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Writing~q\ : std_logic; +SIGNAL \inst3|memory~48_combout\ : std_logic; +SIGNAL \inst3|oe0Prev~q\ : std_logic; +SIGNAL \inst3|Selector3~0_combout\ : std_logic; +SIGNAL \inst3|Selector3~1_combout\ : std_logic; +SIGNAL \inst3|Selector2~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[11]~feeder_combout\ : std_logic; +SIGNAL \Address[4]~input_o\ : std_logic; +SIGNAL \inst3|addr~4_combout\ : std_logic; +SIGNAL \inst3|memory~37_combout\ : std_logic; +SIGNAL \Address[2]~input_o\ : std_logic; +SIGNAL \inst3|addr~2_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[6]~feeder_combout\ : std_logic; +SIGNAL \Address[3]~input_o\ : std_logic; +SIGNAL \inst3|addr~3_combout\ : std_logic; +SIGNAL \inst3|memory~35_combout\ : std_logic; +SIGNAL \Address[0]~input_o\ : std_logic; +SIGNAL \inst3|addr~0_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[2]~feeder_combout\ : std_logic; +SIGNAL \Address[1]~input_o\ : std_logic; +SIGNAL \inst3|addr~1_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[4]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~34_combout\ : std_logic; +SIGNAL \inst3|memory~36_combout\ : std_logic; +SIGNAL \Address[7]~input_o\ : std_logic; +SIGNAL \inst3|addr~7_combout\ : std_logic; +SIGNAL \Address[6]~input_o\ : std_logic; +SIGNAL \inst3|addr~6_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[13]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[16]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~38_combout\ : std_logic; +SIGNAL \inst3|memory~39_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \Data[0]~input_o\ : std_logic; +SIGNAL \Data[1]~input_o\ : std_logic; +SIGNAL \Data[2]~input_o\ : std_logic; +SIGNAL \Data[3]~input_o\ : std_logic; +SIGNAL \Data[4]~input_o\ : std_logic; +SIGNAL \Data[5]~input_o\ : std_logic; +SIGNAL \Data[6]~input_o\ : std_logic; +SIGNAL \Data[7]~input_o\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[24]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~40_combout\ : std_logic; +SIGNAL \inst3|Selector4~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Reading~q\ : std_logic; +SIGNAL \inst3|Selector74~0_combout\ : std_logic; +SIGNAL \inst3|data0[7]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[7]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[7]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[23]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic; +SIGNAL \inst3|memory~41_combout\ : std_logic; +SIGNAL \inst3|data0[6]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[6]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[6]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[22]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~42_combout\ : std_logic; +SIGNAL \inst3|data0[5]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[5]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[5]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[21]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~43_combout\ : std_logic; +SIGNAL \inst3|data0[4]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[4]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[4]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic; +SIGNAL \inst3|memory~44_combout\ : std_logic; +SIGNAL \inst3|data0[3]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[3]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[3]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic; +SIGNAL \inst3|memory~45_combout\ : std_logic; +SIGNAL \inst3|data0[2]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[2]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[2]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic; +SIGNAL \inst3|memory~46_combout\ : std_logic; +SIGNAL \inst3|data0[1]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[1]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[1]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic; +SIGNAL \inst3|memory~47_combout\ : std_logic; +SIGNAL \inst3|data0[0]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[0]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[0]~en_q\ : std_logic; SIGNAL \inst2|counter[0]~24_combout\ : std_logic; +SIGNAL \inst2|counter[13]~51\ : std_logic; +SIGNAL \inst2|counter[14]~52_combout\ : std_logic; +SIGNAL \inst2|counter[14]~53\ : std_logic; +SIGNAL \inst2|counter[15]~54_combout\ : std_logic; +SIGNAL \inst2|counter[15]~55\ : std_logic; +SIGNAL \inst2|counter[16]~56_combout\ : std_logic; +SIGNAL \inst2|counter[16]~57\ : std_logic; +SIGNAL \inst2|counter[17]~58_combout\ : std_logic; +SIGNAL \inst2|counter[17]~59\ : std_logic; +SIGNAL \inst2|counter[18]~60_combout\ : std_logic; +SIGNAL \inst2|counter[18]~61\ : std_logic; +SIGNAL \inst2|counter[19]~62_combout\ : std_logic; +SIGNAL \inst2|counter[19]~63\ : std_logic; +SIGNAL \inst2|counter[20]~64_combout\ : std_logic; +SIGNAL \inst2|counter[20]~65\ : std_logic; +SIGNAL \inst2|counter[21]~66_combout\ : std_logic; +SIGNAL \inst2|LessThan0~8_combout\ : std_logic; +SIGNAL \inst2|counter[21]~67\ : std_logic; +SIGNAL \inst2|counter[22]~68_combout\ : std_logic; +SIGNAL \inst2|counter[22]~69\ : std_logic; +SIGNAL \inst2|counter[23]~70_combout\ : std_logic; +SIGNAL \inst2|LessThan0~9_combout\ : std_logic; +SIGNAL \inst2|LessThan0~2_combout\ : std_logic; +SIGNAL \inst2|LessThan0~3_combout\ : std_logic; +SIGNAL \inst2|LessThan0~0_combout\ : std_logic; +SIGNAL \inst2|LessThan0~1_combout\ : std_logic; +SIGNAL \inst2|LessThan0~4_combout\ : std_logic; +SIGNAL \inst2|LessThan0~6_combout\ : std_logic; +SIGNAL \inst2|LessThan0~10_combout\ : std_logic; SIGNAL \inst2|counter[0]~25\ : std_logic; SIGNAL \inst2|counter[1]~26_combout\ : std_logic; SIGNAL \inst2|counter[1]~27\ : std_logic; @@ -143,153 +257,69 @@ SIGNAL \inst2|counter[11]~47\ : std_logic; SIGNAL \inst2|counter[12]~48_combout\ : std_logic; SIGNAL \inst2|counter[12]~49\ : std_logic; SIGNAL \inst2|counter[13]~50_combout\ : std_logic; -SIGNAL \inst2|counter[13]~51\ : std_logic; -SIGNAL \inst2|counter[14]~52_combout\ : std_logic; -SIGNAL \inst2|counter[14]~53\ : std_logic; -SIGNAL \inst2|counter[15]~54_combout\ : std_logic; -SIGNAL \inst2|counter[15]~55\ : std_logic; -SIGNAL \inst2|counter[16]~56_combout\ : std_logic; -SIGNAL \inst2|counter[16]~57\ : std_logic; -SIGNAL \inst2|counter[17]~58_combout\ : std_logic; -SIGNAL \inst2|LessThan0~0_combout\ : std_logic; -SIGNAL \inst2|counter[17]~59\ : std_logic; -SIGNAL \inst2|counter[18]~60_combout\ : std_logic; -SIGNAL \inst2|counter[18]~61\ : std_logic; -SIGNAL \inst2|counter[19]~62_combout\ : std_logic; -SIGNAL \inst2|counter[19]~63\ : std_logic; -SIGNAL \inst2|counter[20]~64_combout\ : std_logic; -SIGNAL \inst2|counter[20]~65\ : std_logic; -SIGNAL \inst2|counter[21]~66_combout\ : std_logic; -SIGNAL \inst2|counter[21]~67\ : std_logic; -SIGNAL \inst2|counter[22]~68_combout\ : std_logic; -SIGNAL \inst2|counter[22]~69\ : std_logic; -SIGNAL \inst2|counter[23]~70_combout\ : std_logic; -SIGNAL \inst2|LessThan0~1_combout\ : std_logic; -SIGNAL \inst2|LessThan0~2_combout\ : std_logic; SIGNAL \inst2|LessThan0~5_combout\ : std_logic; -SIGNAL \inst2|LessThan0~3_combout\ : std_logic; -SIGNAL \inst2|LessThan0~4_combout\ : std_logic; -SIGNAL \inst2|LessThan0~6_combout\ : std_logic; SIGNAL \inst2|LessThan0~7_combout\ : std_logic; -SIGNAL \inst2|LessThan0~8_combout\ : std_logic; SIGNAL \inst2|ledBuf~0_combout\ : std_logic; SIGNAL \inst2|ledBuf~q\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic; +SIGNAL \inst3|addr\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0_bypass\ : std_logic_vector(0 TO 24); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0); SIGNAL \inst2|counter\ : std_logic_vector(23 DOWNTO 0); -SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~q\ : std_logic; SIGNAL \inst2|ALT_INV_ledBuf~q\ : std_logic; BEGIN FPGA_LED_1 <= ww_FPGA_LED_1; ww_FPGA_CLK <= FPGA_CLK; -ww_Address <= Address; -ww_nOE <= nOE; +FPGA_LED_2 <= ww_FPGA_LED_2; +FPGA_LED_3 <= ww_FPGA_LED_3; ww_nWE <= nWE; +ww_nOE <= nOE; ww_nCE <= nCE; +ww_Address <= Address; ww_devoe <= devoe; ww_devclrn <= devclrn; ww_devpor <= devpor; +\inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \FPGA_CLK~input_o\); + +\inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(0); +\inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(1); +\inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(2); +\inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(3); +\inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(4); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Data[7]~input_o\ +& \Data[6]~input_o\ & \Data[5]~input_o\ & \Data[4]~input_o\ & \Data[3]~input_o\ & \Data[2]~input_o\ & \Data[1]~input_o\ & \Data[0]~input_o\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst3|addr\(7) & \inst3|addr\(6) & \inst3|addr\(5) & \inst3|addr\(4) & \inst3|addr\(3) & \inst3|addr\(2) & \inst3|addr\(1) & \inst3|addr\(0)); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst3|addr~7_combout\ & \inst3|addr~6_combout\ & \inst3|addr~5_combout\ & \inst3|addr~4_combout\ & \inst3|addr~3_combout\ & \inst3|addr~2_combout\ & \inst3|addr~1_combout\ & +\inst3|addr~0_combout\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0); +\inst3|memory_rtl_0|auto_generated|ram_block1a1\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1); +\inst3|memory_rtl_0|auto_generated|ram_block1a2\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2); +\inst3|memory_rtl_0|auto_generated|ram_block1a3\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3); +\inst3|memory_rtl_0|auto_generated|ram_block1a4\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4); +\inst3|memory_rtl_0|auto_generated|ram_block1a5\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5); +\inst3|memory_rtl_0|auto_generated|ram_block1a6\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6); +\inst3|memory_rtl_0|auto_generated|ram_block1a7\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7); + +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(1)); + +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(0)); + \FPGA_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FPGA_CLK~input_o\); -\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\; +\inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ <= NOT \inst3|stateMM0.Waiting~_wirecell_combout\; +\inst3|ALT_INV_stateMM0.Waiting~q\ <= NOT \inst3|stateMM0.Waiting~q\; \inst2|ALT_INV_ledBuf~q\ <= NOT \inst2|ledBuf~q\; --- Location: IOOBUF_X18_Y34_N2 -\Data[7]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[7]~output_o\); - --- Location: IOOBUF_X18_Y34_N23 -\Data[6]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[6]~output_o\); - --- Location: IOOBUF_X16_Y34_N2 -\Data[5]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[5]~output_o\); - --- Location: IOOBUF_X16_Y34_N16 -\Data[4]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[4]~output_o\); - --- Location: IOOBUF_X45_Y34_N9 -\Data[3]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[3]~output_o\); - --- Location: IOOBUF_X45_Y34_N16 -\Data[2]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[2]~output_o\); - --- Location: IOOBUF_X45_Y34_N23 -\Data[1]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[1]~output_o\); - --- Location: IOOBUF_X40_Y34_N9 -\Data[0]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[0]~output_o\); - -- Location: IOOBUF_X53_Y22_N2 \FPGA_LED_1~output\ : cycloneiii_io_obuf -- pragma translate_off @@ -300,7 +330,135 @@ GENERIC MAP ( PORT MAP ( i => \inst2|ALT_INV_ledBuf~q\, devoe => ww_devoe, - o => \FPGA_LED_1~output_o\); + o => ww_FPGA_LED_1); + +-- Location: IOOBUF_X53_Y23_N23 +\FPGA_LED_2~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_2); + +-- Location: IOOBUF_X53_Y23_N16 +\FPGA_LED_3~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_3); + +-- Location: IOOBUF_X18_Y34_N2 +\Data[7]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[7]~reg0_q\, + oe => \inst3|data0[7]~en_q\, + devoe => ww_devoe, + o => Data(7)); + +-- Location: IOOBUF_X18_Y34_N23 +\Data[6]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[6]~reg0_q\, + oe => \inst3|data0[6]~en_q\, + devoe => ww_devoe, + o => Data(6)); + +-- Location: IOOBUF_X16_Y34_N2 +\Data[5]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[5]~reg0_q\, + oe => \inst3|data0[5]~en_q\, + devoe => ww_devoe, + o => Data(5)); + +-- Location: IOOBUF_X16_Y34_N16 +\Data[4]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[4]~reg0_q\, + oe => \inst3|data0[4]~en_q\, + devoe => ww_devoe, + o => Data(4)); + +-- Location: IOOBUF_X45_Y34_N9 +\Data[3]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[3]~reg0_q\, + oe => \inst3|data0[3]~en_q\, + devoe => ww_devoe, + o => Data(3)); + +-- Location: IOOBUF_X45_Y34_N16 +\Data[2]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[2]~reg0_q\, + oe => \inst3|data0[2]~en_q\, + devoe => ww_devoe, + o => Data(2)); + +-- Location: IOOBUF_X45_Y34_N23 +\Data[1]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[1]~reg0_q\, + oe => \inst3|data0[1]~en_q\, + devoe => ww_devoe, + o => Data(1)); + +-- Location: IOOBUF_X40_Y34_N9 +\Data[0]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[0]~reg0_q\, + oe => \inst3|data0[0]~en_q\, + devoe => ww_devoe, + o => Data(0)); -- Location: IOIBUF_X0_Y16_N1 \FPGA_CLK~input\ : cycloneiii_io_ibuf @@ -313,7 +471,7 @@ PORT MAP ( i => ww_FPGA_CLK, o => \FPGA_CLK~input_o\); --- Location: CLKCTRL_G4 +-- Location: CLKCTRL_G2 \FPGA_CLK~inputclkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( @@ -326,7 +484,1858 @@ PORT MAP ( devpor => ww_devpor, outclk => \FPGA_CLK~inputclkctrl_outclk\); --- Location: LCCOMB_X51_Y14_N8 +-- Location: IOIBUF_X20_Y34_N15 +\nCE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nCE, + o => \nCE~input_o\); + +-- Location: IOIBUF_X7_Y34_N15 +\Address[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(5), + o => \Address[5]~input_o\); + +-- Location: FF_X27_Y29_N31 +\inst3|ce0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nCE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|ce0Prev~q\); + +-- Location: LCCOMB_X34_Y24_N26 +\inst3|addr~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~5_combout\ = (!\nCE~input_o\ & (\Address[5]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[5]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~5_combout\); + +-- Location: LCCOMB_X32_Y23_N12 +\inst3|memory_rtl_0_bypass[12]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[12]~feeder_combout\ = \inst3|addr~5_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~5_combout\, + combout => \inst3|memory_rtl_0_bypass[12]~feeder_combout\); + +-- Location: IOIBUF_X20_Y34_N8 +\nWE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nWE, + o => \nWE~input_o\); + +-- Location: FF_X27_Y29_N21 +\inst3|we0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nWE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|we0Prev~q\); + +-- Location: IOIBUF_X20_Y34_N1 +\nOE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nOE, + o => \nOE~input_o\); + +-- Location: LCCOMB_X27_Y29_N14 +\inst3|Selector3~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~3_combout\ = (\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector3~3_combout\); + +-- Location: LCCOMB_X27_Y29_N30 +\inst3|Selector3~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~2_combout\ = (\inst3|stateMM0.Waiting~q\ & (((\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011101000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Waiting~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector3~2_combout\); + +-- Location: FF_X27_Y29_N15 +\inst3|stateMM0.Writing\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector3~3_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Writing~q\); + +-- Location: LCCOMB_X27_Y29_N20 +\inst3|memory~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~48_combout\ = (!\nWE~input_o\ & (\inst3|we0Prev~q\ & \inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nWE~input_o\, + datac => \inst3|we0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|memory~48_combout\); + +-- Location: FF_X27_Y29_N25 +\inst3|oe0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nOE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|oe0Prev~q\); + +-- Location: LCCOMB_X27_Y29_N24 +\inst3|Selector3~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~0_combout\ = (\nOE~input_o\ & (!\inst3|oe0Prev~q\ & !\inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datac => \inst3|oe0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|Selector3~0_combout\); + +-- Location: LCCOMB_X27_Y29_N2 +\inst3|Selector3~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~1_combout\ = (\inst3|memory~48_combout\) # ((\nCE~input_o\) # (\inst3|Selector3~0_combout\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111101110", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~48_combout\, + datab => \nCE~input_o\, + datad => \inst3|Selector3~0_combout\, + combout => \inst3|Selector3~1_combout\); + +-- Location: LCCOMB_X27_Y29_N8 +\inst3|Selector2~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector2~0_combout\ = (\inst3|stateMM0.Waiting~q\ & (((!\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (\inst3|ce0Prev~q\ & (!\nCE~input_o\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000001011110010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \inst3|stateMM0.Waiting~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector2~0_combout\); + +-- Location: FF_X27_Y29_N9 +\inst3|stateMM0.Waiting\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector2~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Waiting~q\); + +-- Location: FF_X32_Y23_N13 +\inst3|memory_rtl_0_bypass[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[12]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(12)); + +-- Location: FF_X34_Y24_N27 +\inst3|addr[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~5_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(5)); + +-- Location: LCCOMB_X32_Y23_N2 +\inst3|memory_rtl_0_bypass[11]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[11]~feeder_combout\ = \inst3|addr\(5) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(5), + combout => \inst3|memory_rtl_0_bypass[11]~feeder_combout\); + +-- Location: FF_X32_Y23_N3 +\inst3|memory_rtl_0_bypass[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[11]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(11)); + +-- Location: IOIBUF_X14_Y34_N22 +\Address[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(4), + o => \Address[4]~input_o\); + +-- Location: LCCOMB_X34_Y24_N0 +\inst3|addr~4\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~4_combout\ = (!\nCE~input_o\ & (\Address[4]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[4]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~4_combout\); + +-- Location: FF_X32_Y23_N7 +\inst3|memory_rtl_0_bypass[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~4_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(10)); + +-- Location: FF_X34_Y24_N1 +\inst3|addr[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~4_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(4)); + +-- Location: FF_X32_Y23_N1 +\inst3|memory_rtl_0_bypass[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(4), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(9)); + +-- Location: LCCOMB_X32_Y23_N6 +\inst3|memory~37\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~37_combout\ = (\inst3|memory_rtl_0_bypass\(12) & (\inst3|memory_rtl_0_bypass\(11) & (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) # (!\inst3|memory_rtl_0_bypass\(12) & (!\inst3|memory_rtl_0_bypass\(11) & +-- (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1001000000001001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(12), + datab => \inst3|memory_rtl_0_bypass\(11), + datac => \inst3|memory_rtl_0_bypass\(10), + datad => \inst3|memory_rtl_0_bypass\(9), + combout => \inst3|memory~37_combout\); + +-- Location: IOIBUF_X7_Y34_N8 +\Address[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(2), + o => \Address[2]~input_o\); + +-- Location: LCCOMB_X34_Y24_N12 +\inst3|addr~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~2_combout\ = (!\nCE~input_o\ & (\Address[2]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[2]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~2_combout\); + +-- Location: LCCOMB_X34_Y24_N14 +\inst3|memory_rtl_0_bypass[6]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[6]~feeder_combout\ = \inst3|addr~2_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~2_combout\, + combout => \inst3|memory_rtl_0_bypass[6]~feeder_combout\); + +-- Location: FF_X34_Y24_N15 +\inst3|memory_rtl_0_bypass[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[6]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(6)); + +-- Location: IOIBUF_X7_Y34_N1 +\Address[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(3), + o => \Address[3]~input_o\); + +-- Location: LCCOMB_X34_Y24_N30 +\inst3|addr~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~3_combout\ = (\inst3|ce0Prev~q\ & (\Address[3]~input_o\ & !\nCE~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000010001000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \Address[3]~input_o\, + datad => \nCE~input_o\, + combout => \inst3|addr~3_combout\); + +-- Location: FF_X34_Y24_N31 +\inst3|addr[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~3_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(3)); + +-- Location: FF_X27_Y29_N1 +\inst3|memory_rtl_0_bypass[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(3), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(7)); + +-- Location: FF_X34_Y24_N13 +\inst3|addr[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~2_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(2)); + +-- Location: FF_X27_Y29_N23 +\inst3|memory_rtl_0_bypass[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(2), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(5)); + +-- Location: FF_X34_Y24_N5 +\inst3|memory_rtl_0_bypass[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~3_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(8)); + +-- Location: LCCOMB_X27_Y29_N22 +\inst3|memory~35\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~35_combout\ = (\inst3|memory_rtl_0_bypass\(6) & (\inst3|memory_rtl_0_bypass\(5) & (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) # (!\inst3|memory_rtl_0_bypass\(6) & (!\inst3|memory_rtl_0_bypass\(5) & +-- (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(6), + datab => \inst3|memory_rtl_0_bypass\(7), + datac => \inst3|memory_rtl_0_bypass\(5), + datad => \inst3|memory_rtl_0_bypass\(8), + combout => \inst3|memory~35_combout\); + +-- Location: IOIBUF_X38_Y34_N15 +\Address[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(0), + o => \Address[0]~input_o\); + +-- Location: LCCOMB_X34_Y24_N24 +\inst3|addr~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~0_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[0]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \Address[0]~input_o\, + combout => \inst3|addr~0_combout\); + +-- Location: LCCOMB_X34_Y24_N18 +\inst3|memory_rtl_0_bypass[2]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[2]~feeder_combout\ = \inst3|addr~0_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~0_combout\, + combout => \inst3|memory_rtl_0_bypass[2]~feeder_combout\); + +-- Location: FF_X34_Y24_N19 +\inst3|memory_rtl_0_bypass[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[2]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(2)); + +-- Location: IOIBUF_X14_Y34_N15 +\Address[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(1), + o => \Address[1]~input_o\); + +-- Location: LCCOMB_X34_Y24_N2 +\inst3|addr~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~1_combout\ = (\Address[1]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[1]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~1_combout\); + +-- Location: FF_X34_Y24_N3 +\inst3|addr[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~1_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(1)); + +-- Location: FF_X27_Y29_N29 +\inst3|memory_rtl_0_bypass[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(1), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(3)); + +-- Location: FF_X34_Y24_N25 +\inst3|addr[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~0_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(0)); + +-- Location: FF_X27_Y29_N11 +\inst3|memory_rtl_0_bypass[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(0), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(1)); + +-- Location: LCCOMB_X34_Y24_N16 +\inst3|memory_rtl_0_bypass[4]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[4]~feeder_combout\ = \inst3|addr~1_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~1_combout\, + combout => \inst3|memory_rtl_0_bypass[4]~feeder_combout\); + +-- Location: FF_X34_Y24_N17 +\inst3|memory_rtl_0_bypass[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[4]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(4)); + +-- Location: LCCOMB_X27_Y29_N10 +\inst3|memory~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~34_combout\ = (\inst3|memory_rtl_0_bypass\(2) & (\inst3|memory_rtl_0_bypass\(1) & (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) # (!\inst3|memory_rtl_0_bypass\(2) & (!\inst3|memory_rtl_0_bypass\(1) & +-- (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(2), + datab => \inst3|memory_rtl_0_bypass\(3), + datac => \inst3|memory_rtl_0_bypass\(1), + datad => \inst3|memory_rtl_0_bypass\(4), + combout => \inst3|memory~34_combout\); + +-- Location: LCCOMB_X27_Y29_N18 +\inst3|memory~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~36_combout\ = (\inst3|memory~35_combout\ & \inst3|memory~34_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst3|memory~35_combout\, + datad => \inst3|memory~34_combout\, + combout => \inst3|memory~36_combout\); + +-- Location: FF_X27_Y29_N17 +\inst3|memory_rtl_0_bypass[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|memory~48_combout\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(0)); + +-- Location: IOIBUF_X38_Y34_N1 +\Address[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(7), + o => \Address[7]~input_o\); + +-- Location: LCCOMB_X34_Y24_N22 +\inst3|addr~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~7_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[7]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datad => \Address[7]~input_o\, + combout => \inst3|addr~7_combout\); + +-- Location: FF_X34_Y24_N23 +\inst3|addr[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~7_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(7)); + +-- Location: FF_X34_Y24_N11 +\inst3|memory_rtl_0_bypass[15]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(7), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(15)); + +-- Location: IOIBUF_X14_Y34_N8 +\Address[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(6), + o => \Address[6]~input_o\); + +-- Location: LCCOMB_X34_Y24_N20 +\inst3|addr~6\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~6_combout\ = (\Address[6]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[6]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~6_combout\); + +-- Location: FF_X34_Y24_N21 +\inst3|addr[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~6_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(6)); + +-- Location: LCCOMB_X34_Y24_N8 +\inst3|memory_rtl_0_bypass[13]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[13]~feeder_combout\ = \inst3|addr\(6) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(6), + combout => \inst3|memory_rtl_0_bypass[13]~feeder_combout\); + +-- Location: FF_X34_Y24_N9 +\inst3|memory_rtl_0_bypass[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[13]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(13)); + +-- Location: FF_X34_Y24_N7 +\inst3|memory_rtl_0_bypass[14]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~6_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(14)); + +-- Location: LCCOMB_X34_Y24_N28 +\inst3|memory_rtl_0_bypass[16]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[16]~feeder_combout\ = \inst3|addr~7_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~7_combout\, + combout => \inst3|memory_rtl_0_bypass[16]~feeder_combout\); + +-- Location: FF_X34_Y24_N29 +\inst3|memory_rtl_0_bypass[16]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[16]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(16)); + +-- Location: LCCOMB_X34_Y24_N6 +\inst3|memory~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~38_combout\ = (\inst3|memory_rtl_0_bypass\(15) & (\inst3|memory_rtl_0_bypass\(16) & (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) # (!\inst3|memory_rtl_0_bypass\(15) & (!\inst3|memory_rtl_0_bypass\(16) & +-- (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000001001000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(15), + datab => \inst3|memory_rtl_0_bypass\(13), + datac => \inst3|memory_rtl_0_bypass\(14), + datad => \inst3|memory_rtl_0_bypass\(16), + combout => \inst3|memory~38_combout\); + +-- Location: LCCOMB_X27_Y29_N16 +\inst3|memory~39\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~39_combout\ = (\inst3|memory~37_combout\ & (\inst3|memory~36_combout\ & (\inst3|memory_rtl_0_bypass\(0) & \inst3|memory~38_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~37_combout\, + datab => \inst3|memory~36_combout\, + datac => \inst3|memory_rtl_0_bypass\(0), + datad => \inst3|memory~38_combout\, + combout => \inst3|memory~39_combout\); + +-- Location: LCCOMB_X35_Y33_N24 +\inst3|stateMM0.Waiting~_wirecell\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|stateMM0.Waiting~_wirecell_combout\ = !\inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000011111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|stateMM0.Waiting~_wirecell_combout\); + +-- Location: IOIBUF_X40_Y34_N8 +\Data[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(0), + o => \Data[0]~input_o\); + +-- Location: IOIBUF_X45_Y34_N22 +\Data[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(1), + o => \Data[1]~input_o\); + +-- Location: IOIBUF_X45_Y34_N15 +\Data[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(2), + o => \Data[2]~input_o\); + +-- Location: IOIBUF_X45_Y34_N8 +\Data[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(3), + o => \Data[3]~input_o\); + +-- Location: IOIBUF_X16_Y34_N15 +\Data[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(4), + o => \Data[4]~input_o\); + +-- Location: IOIBUF_X16_Y34_N1 +\Data[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(5), + o => \Data[5]~input_o\); + +-- Location: IOIBUF_X18_Y34_N22 +\Data[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(6), + o => \Data[6]~input_o\); + +-- Location: IOIBUF_X18_Y34_N1 +\Data[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(7), + o => \Data[7]~input_o\); + +-- Location: M9K_X33_Y29_N0 +\inst3|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block +-- pragma translate_off +GENERIC MAP ( + data_interleave_offset_in_bits => 1, + data_interleave_width_in_bits => 1, + logical_ram_name => "RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM", + mixed_port_feed_through_mode => "old", + operation_mode => "dual_port", + port_a_address_clear => "none", + port_a_address_width => 8, + port_a_byte_enable_clock => "none", + port_a_data_out_clear => "none", + port_a_data_out_clock => "none", + port_a_data_width => 36, + port_a_first_address => 0, + port_a_first_bit_number => 0, + port_a_last_address => 255, + port_a_logical_ram_depth => 256, + port_a_logical_ram_width => 8, + port_a_read_during_write_mode => "new_data_with_nbe_read", + port_b_address_clear => "none", + port_b_address_clock => "clock0", + port_b_address_width => 8, + port_b_data_out_clear => "none", + port_b_data_out_clock => "none", + port_b_data_width => 36, + port_b_first_address => 0, + port_b_first_bit_number => 0, + port_b_last_address => 255, + port_b_logical_ram_depth => 256, + port_b_logical_ram_width => 8, + port_b_read_during_write_mode => "new_data_with_nbe_read", + port_b_read_enable_clock => "clock0", + ram_block_type => "M9K") +-- pragma translate_on +PORT MAP ( + portawe => \inst3|memory~48_combout\, + portbre => VCC, + portbaddrstall => \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\, + clk0 => \FPGA_CLK~inputclkctrl_outclk\, + portadatain => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\, + portaaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\, + portbaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + portbdataout => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\); + +-- Location: LCCOMB_X35_Y29_N24 +\inst3|memory_rtl_0_bypass[24]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[24]~feeder_combout\ = \Data[7]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[7]~input_o\, + combout => \inst3|memory_rtl_0_bypass[24]~feeder_combout\); + +-- Location: FF_X35_Y29_N25 +\inst3|memory_rtl_0_bypass[24]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[24]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(24)); + +-- Location: LCCOMB_X35_Y29_N0 +\inst3|memory~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~40_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(24)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a7\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a7\, + datad => \inst3|memory_rtl_0_bypass\(24), + combout => \inst3|memory~40_combout\); + +-- Location: LCCOMB_X27_Y29_N12 +\inst3|Selector4~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector4~0_combout\ = (!\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector4~0_combout\); + +-- Location: FF_X27_Y29_N13 +\inst3|stateMM0.Reading\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector4~0_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Reading~q\); + +-- Location: LCCOMB_X27_Y29_N26 +\inst3|Selector74~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector74~0_combout\ = (\inst3|stateMM0.Reading~q\) # ((!\inst3|stateMM0.Waiting~q\ & ((\nCE~input_o\) # (!\inst3|ce0Prev~q\)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010101011101111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Reading~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector74~0_combout\); + +-- Location: FF_X35_Y29_N1 +\inst3|data0[7]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~40_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N16 +\inst3|data0[7]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[7]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[7]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N17 +\inst3|data0[7]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[7]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~en_q\); + +-- Location: LCCOMB_X35_Y29_N26 +\inst3|memory_rtl_0_bypass[23]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[23]~feeder_combout\ = \Data[6]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[6]~input_o\, + combout => \inst3|memory_rtl_0_bypass[23]~feeder_combout\); + +-- Location: FF_X35_Y29_N27 +\inst3|memory_rtl_0_bypass[23]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[23]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(23)); + +-- Location: LCCOMB_X35_Y29_N18 +\inst3|memory~41\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~41_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(23))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a6\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(23), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a6\, + combout => \inst3|memory~41_combout\); + +-- Location: FF_X35_Y29_N19 +\inst3|data0[6]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~41_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N18 +\inst3|data0[6]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[6]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[6]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N19 +\inst3|data0[6]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[6]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~en_q\); + +-- Location: LCCOMB_X35_Y29_N28 +\inst3|memory_rtl_0_bypass[22]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[22]~feeder_combout\ = \Data[5]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[5]~input_o\, + combout => \inst3|memory_rtl_0_bypass[22]~feeder_combout\); + +-- Location: FF_X35_Y29_N29 +\inst3|memory_rtl_0_bypass[22]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[22]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(22)); + +-- Location: LCCOMB_X35_Y29_N20 +\inst3|memory~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~42_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(22)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a5\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111101000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a5\, + datac => \inst3|memory~39_combout\, + datad => \inst3|memory_rtl_0_bypass\(22), + combout => \inst3|memory~42_combout\); + +-- Location: FF_X35_Y29_N21 +\inst3|data0[5]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~42_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N4 +\inst3|data0[5]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[5]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[5]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N5 +\inst3|data0[5]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[5]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~en_q\); + +-- Location: LCCOMB_X35_Y29_N14 +\inst3|memory_rtl_0_bypass[21]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[21]~feeder_combout\ = \Data[4]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[4]~input_o\, + combout => \inst3|memory_rtl_0_bypass[21]~feeder_combout\); + +-- Location: FF_X35_Y29_N15 +\inst3|memory_rtl_0_bypass[21]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[21]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(21)); + +-- Location: LCCOMB_X35_Y29_N30 +\inst3|memory~43\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~43_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(21)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a4\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1110001011100010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a4\, + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(21), + combout => \inst3|memory~43_combout\); + +-- Location: FF_X35_Y29_N31 +\inst3|data0[4]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~43_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N6 +\inst3|data0[4]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[4]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[4]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N7 +\inst3|data0[4]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[4]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~en_q\); + +-- Location: FF_X35_Y29_N9 +\inst3|memory_rtl_0_bypass[20]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[3]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(20)); + +-- Location: LCCOMB_X35_Y29_N16 +\inst3|memory~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~44_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(20))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a3\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111001111000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(20), + datad => \inst3|memory_rtl_0|auto_generated|ram_block1a3\, + combout => \inst3|memory~44_combout\); + +-- Location: FF_X35_Y29_N17 +\inst3|data0[3]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~44_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N8 +\inst3|data0[3]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[3]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[3]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N9 +\inst3|data0[3]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[3]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~en_q\); + +-- Location: FF_X35_Y29_N11 +\inst3|memory_rtl_0_bypass[19]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[2]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(19)); + +-- Location: LCCOMB_X35_Y29_N2 +\inst3|memory~45\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~45_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(19)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a2\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a2\, + datad => \inst3|memory_rtl_0_bypass\(19), + combout => \inst3|memory~45_combout\); + +-- Location: FF_X35_Y29_N3 +\inst3|data0[2]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~45_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N2 +\inst3|data0[2]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[2]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[2]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N3 +\inst3|data0[2]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[2]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~en_q\); + +-- Location: FF_X35_Y29_N13 +\inst3|memory_rtl_0_bypass[18]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[1]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(18)); + +-- Location: LCCOMB_X35_Y29_N4 +\inst3|memory~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~46_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(18)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a1\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a1\, + datad => \inst3|memory_rtl_0_bypass\(18), + combout => \inst3|memory~46_combout\); + +-- Location: FF_X35_Y29_N5 +\inst3|data0[1]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~46_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N20 +\inst3|data0[1]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[1]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[1]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N21 +\inst3|data0[1]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[1]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~en_q\); + +-- Location: FF_X35_Y29_N23 +\inst3|memory_rtl_0_bypass[17]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[0]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(17)); + +-- Location: LCCOMB_X35_Y29_N6 +\inst3|memory~47\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~47_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(17))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(17), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\, + combout => \inst3|memory~47_combout\); + +-- Location: FF_X35_Y29_N7 +\inst3|data0[0]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~47_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N22 +\inst3|data0[0]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[0]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[0]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N23 +\inst3|data0[0]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[0]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~en_q\); + +-- Location: LCCOMB_X26_Y29_N8 \inst2|counter[0]~24\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[0]~24_combout\ = \inst2|counter\(0) $ (VCC) @@ -334,427 +2343,16 @@ PORT MAP ( -- pragma translate_off GENERIC MAP ( - lut_mask => "0101010110101010", + lut_mask => "0011001111001100", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(0), + datab => \inst2|counter\(0), datad => VCC, combout => \inst2|counter[0]~24_combout\, cout => \inst2|counter[0]~25\); --- Location: FF_X51_Y14_N9 -\inst2|counter[0]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[0]~24_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(0)); - --- Location: LCCOMB_X51_Y14_N10 -\inst2|counter[1]~26\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) --- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(1), - datad => VCC, - cin => \inst2|counter[0]~25\, - combout => \inst2|counter[1]~26_combout\, - cout => \inst2|counter[1]~27\); - --- Location: FF_X51_Y14_N11 -\inst2|counter[1]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[1]~26_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(1)); - --- Location: LCCOMB_X51_Y14_N12 -\inst2|counter[2]~28\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) --- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(2), - datad => VCC, - cin => \inst2|counter[1]~27\, - combout => \inst2|counter[2]~28_combout\, - cout => \inst2|counter[2]~29\); - --- Location: FF_X51_Y14_N13 -\inst2|counter[2]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[2]~28_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(2)); - --- Location: LCCOMB_X51_Y14_N14 -\inst2|counter[3]~30\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) --- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(3), - datad => VCC, - cin => \inst2|counter[2]~29\, - combout => \inst2|counter[3]~30_combout\, - cout => \inst2|counter[3]~31\); - --- Location: FF_X51_Y14_N15 -\inst2|counter[3]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[3]~30_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(3)); - --- Location: LCCOMB_X51_Y14_N16 -\inst2|counter[4]~32\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) --- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1010010100001010", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(4), - datad => VCC, - cin => \inst2|counter[3]~31\, - combout => \inst2|counter[4]~32_combout\, - cout => \inst2|counter[4]~33\); - --- Location: FF_X51_Y14_N17 -\inst2|counter[4]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[4]~32_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(4)); - --- Location: LCCOMB_X51_Y14_N18 -\inst2|counter[5]~34\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) --- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(5), - datad => VCC, - cin => \inst2|counter[4]~33\, - combout => \inst2|counter[5]~34_combout\, - cout => \inst2|counter[5]~35\); - --- Location: FF_X51_Y14_N19 -\inst2|counter[5]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[5]~34_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(5)); - --- Location: LCCOMB_X51_Y14_N20 -\inst2|counter[6]~36\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) --- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(6), - datad => VCC, - cin => \inst2|counter[5]~35\, - combout => \inst2|counter[6]~36_combout\, - cout => \inst2|counter[6]~37\); - --- Location: FF_X51_Y14_N21 -\inst2|counter[6]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[6]~36_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(6)); - --- Location: LCCOMB_X51_Y14_N22 -\inst2|counter[7]~38\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) --- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(7), - datad => VCC, - cin => \inst2|counter[6]~37\, - combout => \inst2|counter[7]~38_combout\, - cout => \inst2|counter[7]~39\); - --- Location: FF_X51_Y14_N23 -\inst2|counter[7]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[7]~38_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(7)); - --- Location: LCCOMB_X51_Y14_N24 -\inst2|counter[8]~40\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) --- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(8), - datad => VCC, - cin => \inst2|counter[7]~39\, - combout => \inst2|counter[8]~40_combout\, - cout => \inst2|counter[8]~41\); - --- Location: FF_X51_Y14_N25 -\inst2|counter[8]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[8]~40_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(8)); - --- Location: LCCOMB_X51_Y14_N26 -\inst2|counter[9]~42\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) --- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(9), - datad => VCC, - cin => \inst2|counter[8]~41\, - combout => \inst2|counter[9]~42_combout\, - cout => \inst2|counter[9]~43\); - --- Location: FF_X51_Y14_N27 -\inst2|counter[9]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[9]~42_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(9)); - --- Location: LCCOMB_X51_Y14_N28 -\inst2|counter[10]~44\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) --- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(10), - datad => VCC, - cin => \inst2|counter[9]~43\, - combout => \inst2|counter[10]~44_combout\, - cout => \inst2|counter[10]~45\); - --- Location: FF_X51_Y14_N29 -\inst2|counter[10]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[10]~44_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(10)); - --- Location: LCCOMB_X51_Y14_N30 -\inst2|counter[11]~46\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) --- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(11), - datad => VCC, - cin => \inst2|counter[10]~45\, - combout => \inst2|counter[11]~46_combout\, - cout => \inst2|counter[11]~47\); - --- Location: FF_X51_Y14_N31 -\inst2|counter[11]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[11]~46_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(11)); - --- Location: LCCOMB_X51_Y13_N0 -\inst2|counter[12]~48\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) --- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(12), - datad => VCC, - cin => \inst2|counter[11]~47\, - combout => \inst2|counter[12]~48_combout\, - cout => \inst2|counter[12]~49\); - --- Location: FF_X51_Y13_N1 -\inst2|counter[12]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[12]~48_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(12)); - --- Location: LCCOMB_X51_Y13_N2 +-- Location: LCCOMB_X26_Y28_N2 \inst2|counter[13]~50\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[13]~50_combout\ = (\inst2|counter\(13) & (!\inst2|counter[12]~49\)) # (!\inst2|counter\(13) & ((\inst2|counter[12]~49\) # (GND))) @@ -772,22 +2370,7 @@ PORT MAP ( combout => \inst2|counter[13]~50_combout\, cout => \inst2|counter[13]~51\); --- Location: FF_X51_Y13_N3 -\inst2|counter[13]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[13]~50_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(13)); - --- Location: LCCOMB_X51_Y13_N4 +-- Location: LCCOMB_X26_Y28_N4 \inst2|counter[14]~52\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[14]~52_combout\ = (\inst2|counter\(14) & (\inst2|counter[13]~51\ $ (GND))) # (!\inst2|counter\(14) & (!\inst2|counter[13]~51\ & VCC)) @@ -805,7 +2388,7 @@ PORT MAP ( combout => \inst2|counter[14]~52_combout\, cout => \inst2|counter[14]~53\); --- Location: FF_X51_Y13_N5 +-- Location: FF_X26_Y28_N5 \inst2|counter[14]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -815,12 +2398,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[14]~52_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(14)); --- Location: LCCOMB_X51_Y13_N6 +-- Location: LCCOMB_X26_Y28_N6 \inst2|counter[15]~54\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[15]~54_combout\ = (\inst2|counter\(15) & (!\inst2|counter[14]~53\)) # (!\inst2|counter\(15) & ((\inst2|counter[14]~53\) # (GND))) @@ -838,7 +2421,7 @@ PORT MAP ( combout => \inst2|counter[15]~54_combout\, cout => \inst2|counter[15]~55\); --- Location: FF_X51_Y13_N7 +-- Location: FF_X26_Y28_N7 \inst2|counter[15]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -848,12 +2431,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[15]~54_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(15)); --- Location: LCCOMB_X51_Y13_N8 +-- Location: LCCOMB_X26_Y28_N8 \inst2|counter[16]~56\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[16]~56_combout\ = (\inst2|counter\(16) & (\inst2|counter[15]~55\ $ (GND))) # (!\inst2|counter\(16) & (!\inst2|counter[15]~55\ & VCC)) @@ -871,7 +2454,7 @@ PORT MAP ( combout => \inst2|counter[16]~56_combout\, cout => \inst2|counter[16]~57\); --- Location: FF_X51_Y13_N9 +-- Location: FF_X26_Y28_N9 \inst2|counter[16]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -881,12 +2464,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[16]~56_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(16)); --- Location: LCCOMB_X51_Y13_N10 +-- Location: LCCOMB_X26_Y28_N10 \inst2|counter[17]~58\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[17]~58_combout\ = (\inst2|counter\(17) & (!\inst2|counter[16]~57\)) # (!\inst2|counter\(17) & ((\inst2|counter[16]~57\) # (GND))) @@ -904,7 +2487,7 @@ PORT MAP ( combout => \inst2|counter[17]~58_combout\, cout => \inst2|counter[17]~59\); --- Location: FF_X51_Y13_N11 +-- Location: FF_X26_Y28_N11 \inst2|counter[17]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -914,29 +2497,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[17]~58_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(17)); --- Location: LCCOMB_X50_Y13_N20 -\inst2|LessThan0~0\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~0_combout\ = ((!\inst2|counter\(15) & (!\inst2|counter\(16) & !\inst2|counter\(14)))) # (!\inst2|counter\(17)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0000111100011111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|counter\(16), - datac => \inst2|counter\(17), - datad => \inst2|counter\(14), - combout => \inst2|LessThan0~0_combout\); - --- Location: LCCOMB_X51_Y13_N12 +-- Location: LCCOMB_X26_Y28_N12 \inst2|counter[18]~60\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[18]~60_combout\ = (\inst2|counter\(18) & (\inst2|counter[17]~59\ $ (GND))) # (!\inst2|counter\(18) & (!\inst2|counter[17]~59\ & VCC)) @@ -954,7 +2520,7 @@ PORT MAP ( combout => \inst2|counter[18]~60_combout\, cout => \inst2|counter[18]~61\); --- Location: FF_X51_Y13_N13 +-- Location: FF_X26_Y28_N13 \inst2|counter[18]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -964,12 +2530,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[18]~60_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(18)); --- Location: LCCOMB_X51_Y13_N14 +-- Location: LCCOMB_X26_Y28_N14 \inst2|counter[19]~62\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[19]~62_combout\ = (\inst2|counter\(19) & (!\inst2|counter[18]~61\)) # (!\inst2|counter\(19) & ((\inst2|counter[18]~61\) # (GND))) @@ -987,7 +2553,7 @@ PORT MAP ( combout => \inst2|counter[19]~62_combout\, cout => \inst2|counter[19]~63\); --- Location: FF_X51_Y13_N15 +-- Location: FF_X26_Y28_N15 \inst2|counter[19]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -997,12 +2563,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[19]~62_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(19)); --- Location: LCCOMB_X51_Y13_N16 +-- Location: LCCOMB_X26_Y28_N16 \inst2|counter[20]~64\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[20]~64_combout\ = (\inst2|counter\(20) & (\inst2|counter[19]~63\ $ (GND))) # (!\inst2|counter\(20) & (!\inst2|counter[19]~63\ & VCC)) @@ -1020,7 +2586,7 @@ PORT MAP ( combout => \inst2|counter[20]~64_combout\, cout => \inst2|counter[20]~65\); --- Location: FF_X51_Y13_N17 +-- Location: FF_X26_Y28_N17 \inst2|counter[20]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1030,12 +2596,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[20]~64_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(20)); --- Location: LCCOMB_X51_Y13_N18 +-- Location: LCCOMB_X26_Y28_N18 \inst2|counter[21]~66\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[21]~66_combout\ = (\inst2|counter\(21) & (!\inst2|counter[20]~65\)) # (!\inst2|counter\(21) & ((\inst2|counter[20]~65\) # (GND))) @@ -1053,7 +2619,7 @@ PORT MAP ( combout => \inst2|counter[21]~66_combout\, cout => \inst2|counter[21]~67\); --- Location: FF_X51_Y13_N19 +-- Location: FF_X26_Y28_N19 \inst2|counter[21]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1063,12 +2629,29 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[21]~66_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(21)); --- Location: LCCOMB_X51_Y13_N20 +-- Location: LCCOMB_X26_Y28_N26 +\inst2|LessThan0~8\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~8_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0111111111111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(18), + datab => \inst2|counter\(20), + datac => \inst2|counter\(19), + datad => \inst2|counter\(21), + combout => \inst2|LessThan0~8_combout\); + +-- Location: LCCOMB_X26_Y28_N20 \inst2|counter[22]~68\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[22]~68_combout\ = (\inst2|counter\(22) & (\inst2|counter[21]~67\ $ (GND))) # (!\inst2|counter\(22) & (!\inst2|counter[21]~67\ & VCC)) @@ -1086,7 +2669,7 @@ PORT MAP ( combout => \inst2|counter[22]~68_combout\, cout => \inst2|counter[22]~69\); --- Location: FF_X51_Y13_N21 +-- Location: FF_X26_Y28_N21 \inst2|counter[22]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1096,12 +2679,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[22]~68_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(22)); --- Location: LCCOMB_X51_Y13_N22 +-- Location: LCCOMB_X26_Y28_N22 \inst2|counter[23]~70\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[23]~70_combout\ = \inst2|counter\(23) $ (\inst2|counter[22]~69\) @@ -1116,7 +2699,7 @@ PORT MAP ( cin => \inst2|counter[22]~69\, combout => \inst2|counter[23]~70_combout\); --- Location: FF_X51_Y13_N23 +-- Location: FF_X26_Y28_N23 \inst2|counter[23]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1126,48 +2709,31 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[23]~70_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(23)); --- Location: LCCOMB_X51_Y13_N24 -\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N28 +\inst2|LessThan0~9\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~1_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) +-- \inst2|LessThan0~9_combout\ = (\inst2|LessThan0~8_combout\) # ((!\inst2|counter\(22)) # (!\inst2|counter\(23))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0111111111111111", + lut_mask => "1010111111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(18), - datab => \inst2|counter\(20), - datac => \inst2|counter\(19), - datad => \inst2|counter\(21), - combout => \inst2|LessThan0~1_combout\); + dataa => \inst2|LessThan0~8_combout\, + datac => \inst2|counter\(23), + datad => \inst2|counter\(22), + combout => \inst2|LessThan0~9_combout\); --- Location: LCCOMB_X51_Y13_N30 +-- Location: LCCOMB_X25_Y23_N18 \inst2|LessThan0~2\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~2_combout\ = ((\inst2|LessThan0~1_combout\) # (!\inst2|counter\(23))) # (!\inst2|counter\(22)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111111100111111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(22), - datac => \inst2|counter\(23), - datad => \inst2|LessThan0~1_combout\, - combout => \inst2|LessThan0~2_combout\); - --- Location: LCCOMB_X51_Y14_N4 -\inst2|LessThan0~5\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(9) & (!\inst2|counter\(8) & (!\inst2|counter\(7) & !\inst2|counter\(10)))) +-- \inst2|LessThan0~2_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(16) & (!\inst2|counter\(15) & !\inst2|counter\(6)))) -- pragma translate_off GENERIC MAP ( @@ -1175,113 +2741,590 @@ GENERIC MAP ( sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(9), - datab => \inst2|counter\(8), - datac => \inst2|counter\(7), - datad => \inst2|counter\(10), - combout => \inst2|LessThan0~5_combout\); + dataa => \inst2|counter\(13), + datab => \inst2|counter\(16), + datac => \inst2|counter\(15), + datad => \inst2|counter\(6), + combout => \inst2|LessThan0~2_combout\); --- Location: LCCOMB_X51_Y14_N0 +-- Location: LCCOMB_X26_Y29_N4 \inst2|LessThan0~3\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(2) & (!\inst2|counter\(4) & ((!\inst2|counter\(1)) # (!\inst2|counter\(0))))) +-- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(7) & (!\inst2|counter\(10) & (!\inst2|counter\(9) & !\inst2|counter\(8)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0000000100010001", + lut_mask => "0000000000000001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(2), - datab => \inst2|counter\(4), - datac => \inst2|counter\(0), - datad => \inst2|counter\(1), + dataa => \inst2|counter\(7), + datab => \inst2|counter\(10), + datac => \inst2|counter\(9), + datad => \inst2|counter\(8), combout => \inst2|LessThan0~3_combout\); --- Location: LCCOMB_X51_Y14_N6 -\inst2|LessThan0~4\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N0 +\inst2|LessThan0~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~4_combout\ = ((\inst2|LessThan0~3_combout\) # ((!\inst2|counter\(4) & !\inst2|counter\(3)))) # (!\inst2|counter\(5)) +-- \inst2|LessThan0~0_combout\ = (!\inst2|counter\(4) & (!\inst2|counter\(2) & ((!\inst2|counter\(0)) # (!\inst2|counter\(1))))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111111100110111", + lut_mask => "0000000000010011", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datab => \inst2|counter\(4), + datac => \inst2|counter\(0), + datad => \inst2|counter\(2), + combout => \inst2|LessThan0~0_combout\); + +-- Location: LCCOMB_X26_Y29_N2 +\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~1_combout\ = (\inst2|LessThan0~0_combout\) # (((!\inst2|counter\(4) & !\inst2|counter\(3))) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100110111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(4), - datab => \inst2|counter\(5), + datab => \inst2|LessThan0~0_combout\, datac => \inst2|counter\(3), - datad => \inst2|LessThan0~3_combout\, - combout => \inst2|LessThan0~4_combout\); + datad => \inst2|counter\(5), + combout => \inst2|LessThan0~1_combout\); --- Location: LCCOMB_X51_Y14_N2 -\inst2|LessThan0~6\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N6 +\inst2|LessThan0~4\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~6_combout\ = (!\inst2|counter\(11) & (!\inst2|counter\(6) & (\inst2|LessThan0~5_combout\ & \inst2|LessThan0~4_combout\))) +-- \inst2|LessThan0~4_combout\ = (!\inst2|counter\(11) & (\inst2|LessThan0~2_combout\ & (\inst2|LessThan0~3_combout\ & \inst2|LessThan0~1_combout\))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0001000000000000", + lut_mask => "0100000000000000", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(11), - datab => \inst2|counter\(6), - datac => \inst2|LessThan0~5_combout\, - datad => \inst2|LessThan0~4_combout\, - combout => \inst2|LessThan0~6_combout\); + datab => \inst2|LessThan0~2_combout\, + datac => \inst2|LessThan0~3_combout\, + datad => \inst2|LessThan0~1_combout\, + combout => \inst2|LessThan0~4_combout\); --- Location: LCCOMB_X51_Y13_N28 -\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N24 +\inst2|LessThan0~6\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~7_combout\ = (\inst2|counter\(16)) # ((\inst2|counter\(13)) # ((\inst2|counter\(12) & !\inst2|LessThan0~6_combout\))) +-- \inst2|LessThan0~6_combout\ = ((!\inst2|counter\(14) & (!\inst2|counter\(16) & !\inst2|counter\(15)))) # (!\inst2|counter\(17)) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111101011111110", + lut_mask => "0101010101010111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(16), + dataa => \inst2|counter\(17), + datab => \inst2|counter\(14), + datac => \inst2|counter\(16), + datad => \inst2|counter\(15), + combout => \inst2|LessThan0~6_combout\); + +-- Location: LCCOMB_X26_Y28_N30 +\inst2|LessThan0~10\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~10_combout\ = (!\inst2|LessThan0~5_combout\ & (!\inst2|LessThan0~9_combout\ & (!\inst2|LessThan0~4_combout\ & !\inst2|LessThan0~6_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|LessThan0~5_combout\, + datab => \inst2|LessThan0~9_combout\, + datac => \inst2|LessThan0~4_combout\, + datad => \inst2|LessThan0~6_combout\, + combout => \inst2|LessThan0~10_combout\); + +-- Location: FF_X26_Y29_N9 +\inst2|counter[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[0]~24_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(0)); + +-- Location: LCCOMB_X26_Y29_N10 +\inst2|counter[1]~26\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) +-- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datad => VCC, + cin => \inst2|counter[0]~25\, + combout => \inst2|counter[1]~26_combout\, + cout => \inst2|counter[1]~27\); + +-- Location: FF_X26_Y29_N11 +\inst2|counter[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[1]~26_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(1)); + +-- Location: LCCOMB_X26_Y29_N12 +\inst2|counter[2]~28\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) +-- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010010100001010", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(2), + datad => VCC, + cin => \inst2|counter[1]~27\, + combout => \inst2|counter[2]~28_combout\, + cout => \inst2|counter[2]~29\); + +-- Location: FF_X26_Y29_N13 +\inst2|counter[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[2]~28_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(2)); + +-- Location: LCCOMB_X26_Y29_N14 +\inst2|counter[3]~30\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) +-- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(3), + datad => VCC, + cin => \inst2|counter[2]~29\, + combout => \inst2|counter[3]~30_combout\, + cout => \inst2|counter[3]~31\); + +-- Location: FF_X26_Y29_N15 +\inst2|counter[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[3]~30_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(3)); + +-- Location: LCCOMB_X26_Y29_N16 +\inst2|counter[4]~32\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) +-- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(4), + datad => VCC, + cin => \inst2|counter[3]~31\, + combout => \inst2|counter[4]~32_combout\, + cout => \inst2|counter[4]~33\); + +-- Location: FF_X26_Y29_N17 +\inst2|counter[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[4]~32_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(4)); + +-- Location: LCCOMB_X26_Y29_N18 +\inst2|counter[5]~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) +-- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(5), + datad => VCC, + cin => \inst2|counter[4]~33\, + combout => \inst2|counter[5]~34_combout\, + cout => \inst2|counter[5]~35\); + +-- Location: FF_X26_Y29_N19 +\inst2|counter[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[5]~34_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(5)); + +-- Location: LCCOMB_X26_Y29_N20 +\inst2|counter[6]~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) +-- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(6), + datad => VCC, + cin => \inst2|counter[5]~35\, + combout => \inst2|counter[6]~36_combout\, + cout => \inst2|counter[6]~37\); + +-- Location: FF_X26_Y29_N21 +\inst2|counter[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[6]~36_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(6)); + +-- Location: LCCOMB_X26_Y29_N22 +\inst2|counter[7]~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) +-- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(7), + datad => VCC, + cin => \inst2|counter[6]~37\, + combout => \inst2|counter[7]~38_combout\, + cout => \inst2|counter[7]~39\); + +-- Location: FF_X26_Y29_N23 +\inst2|counter[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[7]~38_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(7)); + +-- Location: LCCOMB_X26_Y29_N24 +\inst2|counter[8]~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) +-- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(8), + datad => VCC, + cin => \inst2|counter[7]~39\, + combout => \inst2|counter[8]~40_combout\, + cout => \inst2|counter[8]~41\); + +-- Location: FF_X26_Y29_N25 +\inst2|counter[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[8]~40_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(8)); + +-- Location: LCCOMB_X26_Y29_N26 +\inst2|counter[9]~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) +-- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(9), + datad => VCC, + cin => \inst2|counter[8]~41\, + combout => \inst2|counter[9]~42_combout\, + cout => \inst2|counter[9]~43\); + +-- Location: FF_X26_Y29_N27 +\inst2|counter[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[9]~42_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(9)); + +-- Location: LCCOMB_X26_Y29_N28 +\inst2|counter[10]~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) +-- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(10), + datad => VCC, + cin => \inst2|counter[9]~43\, + combout => \inst2|counter[10]~44_combout\, + cout => \inst2|counter[10]~45\); + +-- Location: FF_X26_Y29_N29 +\inst2|counter[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[10]~44_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(10)); + +-- Location: LCCOMB_X26_Y29_N30 +\inst2|counter[11]~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) +-- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(11), + datad => VCC, + cin => \inst2|counter[10]~45\, + combout => \inst2|counter[11]~46_combout\, + cout => \inst2|counter[11]~47\); + +-- Location: FF_X26_Y29_N31 +\inst2|counter[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[11]~46_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(11)); + +-- Location: LCCOMB_X26_Y28_N0 +\inst2|counter[12]~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) +-- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( datab => \inst2|counter\(12), - datac => \inst2|counter\(13), + datad => VCC, + cin => \inst2|counter[11]~47\, + combout => \inst2|counter[12]~48_combout\, + cout => \inst2|counter[12]~49\); + +-- Location: FF_X26_Y28_N1 +\inst2|counter[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[12]~48_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(12)); + +-- Location: FF_X26_Y28_N3 +\inst2|counter[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[13]~50_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(13)); + +-- Location: LCCOMB_X25_Y23_N4 +\inst2|LessThan0~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(15) & (!\inst2|counter\(12) & !\inst2|counter\(16)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(13), + datab => \inst2|counter\(15), + datac => \inst2|counter\(12), + datad => \inst2|counter\(16), + combout => \inst2|LessThan0~5_combout\); + +-- Location: LCCOMB_X25_Y23_N6 +\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~7_combout\ = (\inst2|LessThan0~5_combout\) # (\inst2|LessThan0~6_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst2|LessThan0~5_combout\, datad => \inst2|LessThan0~6_combout\, combout => \inst2|LessThan0~7_combout\); --- Location: LCCOMB_X51_Y13_N26 -\inst2|LessThan0~8\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~8_combout\ = (\inst2|LessThan0~0_combout\) # ((\inst2|LessThan0~2_combout\) # ((!\inst2|counter\(15) & !\inst2|LessThan0~7_combout\))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111110011111101", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|LessThan0~0_combout\, - datac => \inst2|LessThan0~2_combout\, - datad => \inst2|LessThan0~7_combout\, - combout => \inst2|LessThan0~8_combout\); - --- Location: LCCOMB_X52_Y13_N0 +-- Location: LCCOMB_X25_Y23_N8 \inst2|ledBuf~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (!\inst2|LessThan0~8_combout\) +-- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (((!\inst2|LessThan0~7_combout\ & (!\inst2|LessThan0~9_combout\ & !\inst2|LessThan0~4_combout\)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111000000001111", + lut_mask => "1111000011100001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( + dataa => \inst2|LessThan0~7_combout\, + datab => \inst2|LessThan0~9_combout\, datac => \inst2|ledBuf~q\, - datad => \inst2|LessThan0~8_combout\, + datad => \inst2|LessThan0~4_combout\, combout => \inst2|ledBuf~0_combout\); --- Location: FF_X52_Y13_N1 +-- Location: FF_X25_Y23_N9 \inst2|ledBuf\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1295,232 +3338,124 @@ PORT MAP ( devpor => ww_devpor, q => \inst2|ledBuf~q\); --- Location: IOIBUF_X38_Y34_N1 -\Address[7]~input\ : cycloneiii_io_ibuf +-- Location: PLL_1 +\inst|altpll_component|auto_generated|pll1\ : cycloneiii_pll -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + auto_settings => "false", + bandwidth_type => "medium", + c0_high => 3, + c0_initial => 1, + c0_low => 3, + c0_mode => "even", + c0_ph => 0, + c1_high => 2, + c1_initial => 1, + c1_low => 1, + c1_mode => "odd", + c1_ph => 0, + c1_use_casc_in => "off", + c2_high => 0, + c2_initial => 0, + c2_low => 0, + c2_mode => "bypass", + c2_ph => 0, + c2_use_casc_in => "off", + c3_high => 0, + c3_initial => 0, + c3_low => 0, + c3_mode => "bypass", + c3_ph => 0, + c3_use_casc_in => "off", + c4_high => 0, + c4_initial => 0, + c4_low => 0, + c4_mode => "bypass", + c4_ph => 0, + c4_use_casc_in => "off", + charge_pump_current_bits => 1, + clk0_counter => "c0", + clk0_divide_by => 1, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "0", + clk1_counter => "c1", + clk1_divide_by => 1, + clk1_duty_cycle => 50, + clk1_multiply_by => 8, + clk1_phase_shift => "0", + clk2_counter => "unused", + clk2_divide_by => 0, + clk2_duty_cycle => 50, + clk2_multiply_by => 0, + clk2_phase_shift => "0", + clk3_counter => "unused", + clk3_divide_by => 0, + clk3_duty_cycle => 50, + clk3_multiply_by => 0, + clk3_phase_shift => "0", + clk4_counter => "unused", + clk4_divide_by => 0, + clk4_duty_cycle => 50, + clk4_multiply_by => 0, + clk4_phase_shift => "0", + compensate_clock => "clock0", + inclk0_input_frequency => 40000, + inclk1_input_frequency => 0, + loop_filter_c_bits => 0, + loop_filter_r_bits => 24, + m => 24, + m_initial => 1, + m_ph => 0, + n => 1, + operation_mode => "normal", + pfd_max => 200000, + pfd_min => 3076, + pll_compensation_delay => 6129, + self_reset_on_loss_lock => "off", + simulation_type => "timing", + switch_over_type => "auto", + vco_center => 1538, + vco_divide_by => 0, + vco_frequency_control => "auto", + vco_max => 3333, + vco_min => 1538, + vco_multiply_by => 0, + vco_phase_shift_step => 208, + vco_post_scale => 2) -- pragma translate_on PORT MAP ( - i => ww_Address(7), - o => \Address[7]~input_o\); + areset => GND, + fbin => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + inclk => \inst|altpll_component|auto_generated|pll1_INCLK_bus\, + fbout => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + clk => \inst|altpll_component|auto_generated|pll1_CLK_bus\); --- Location: IOIBUF_X14_Y34_N8 -\Address[6]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G3 +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(6), - o => \Address[6]~input_o\); + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\); --- Location: IOIBUF_X7_Y34_N15 -\Address[5]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G4 +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(5), - o => \Address[5]~input_o\); - --- Location: IOIBUF_X14_Y34_N22 -\Address[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(4), - o => \Address[4]~input_o\); - --- Location: IOIBUF_X7_Y34_N1 -\Address[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(3), - o => \Address[3]~input_o\); - --- Location: IOIBUF_X7_Y34_N8 -\Address[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(2), - o => \Address[2]~input_o\); - --- Location: IOIBUF_X14_Y34_N15 -\Address[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(1), - o => \Address[1]~input_o\); - --- Location: IOIBUF_X38_Y34_N15 -\Address[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(0), - o => \Address[0]~input_o\); - --- Location: IOIBUF_X20_Y34_N1 -\nOE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nOE, - o => \nOE~input_o\); - --- Location: IOIBUF_X20_Y34_N8 -\nWE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nWE, - o => \nWE~input_o\); - --- Location: IOIBUF_X20_Y34_N15 -\nCE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nCE, - o => \nCE~input_o\); - --- Location: IOIBUF_X18_Y34_N1 -\Data[7]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(7), - o => \Data[7]~input_o\); - --- Location: IOIBUF_X18_Y34_N22 -\Data[6]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(6), - o => \Data[6]~input_o\); - --- Location: IOIBUF_X16_Y34_N1 -\Data[5]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(5), - o => \Data[5]~input_o\); - --- Location: IOIBUF_X16_Y34_N15 -\Data[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(4), - o => \Data[4]~input_o\); - --- Location: IOIBUF_X45_Y34_N8 -\Data[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(3), - o => \Data[3]~input_o\); - --- Location: IOIBUF_X45_Y34_N15 -\Data[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(2), - o => \Data[2]~input_o\); - --- Location: IOIBUF_X45_Y34_N22 -\Data[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(1), - o => \Data[1]~input_o\); - --- Location: IOIBUF_X40_Y34_N8 -\Data[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(0), - o => \Data[0]~input_o\); - -ww_FPGA_LED_1 <= \FPGA_LED_1~output_o\; - -Data(7) <= \Data[7]~output_o\; - -Data(6) <= \Data[6]~output_o\; - -Data(5) <= \Data[5]~output_o\; - -Data(4) <= \Data[4]~output_o\; - -Data(3) <= \Data[3]~output_o\; - -Data(2) <= \Data[2]~output_o\; - -Data(1) <= \Data[1]~output_o\; - -Data(0) <= \Data[0]~output_o\; + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\); END structure; diff --git a/MainController/simulation/modelsim/MainController_8_1200mv_0c_vhd_slow.sdo b/MainController/simulation/modelsim/MainController_8_1200mv_0c_vhd_slow.sdo index afb55df..2a82c12 100644 --- a/MainController/simulation/modelsim/MainController_8_1200mv_0c_vhd_slow.sdo +++ b/MainController/simulation/modelsim/MainController_8_1200mv_0c_vhd_slow.sdo @@ -29,7 +29,7 @@ (DELAYFILE (SDFVERSION "2.1") (DESIGN "MainController") - (DATE "03/12/2024 16:24:29") + (DATE "03/12/2024 17:46:57") (VENDOR "Altera") (PROGRAM "Quartus II 64-Bit") (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version") @@ -41,11 +41,127 @@ (INSTANCE \\FPGA_LED_1\~output\\) (DELAY (ABSOLUTE - (PORT i (1277:1277:1277) (1446:1446:1446)) + (PORT i (1813:1813:1813) (2116:2116:2116)) (IOPATH i o (2195:2195:2195) (2297:2297:2297)) ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_2\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1429:1429:1429) (1399:1399:1399)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_3\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1429:1429:1429) (1399:1399:1399)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[7\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1852:1852:1852) (1666:1666:1666)) + (PORT oe (1980:1980:1980) (1625:1625:1625)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2197:2197:2197) (2197:2197:2197)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[6\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1574:1574:1574) (1414:1414:1414)) + (PORT oe (1838:1838:1838) (1606:1606:1606)) + (IOPATH i o (4562:4562:4562) (4088:4088:4088)) + (IOPATH oe o (2197:2197:2197) (2197:2197:2197)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[5\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2546:2546:2546) (2186:2186:2186)) + (PORT oe (2196:2196:2196) (1899:1899:1899)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2197:2197:2197) (2197:2197:2197)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[4\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2656:2656:2656) (2351:2351:2351)) + (PORT oe (2170:2170:2170) (1879:1879:1879)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2197:2197:2197) (2197:2197:2197)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[3\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1636:1636:1636) (1329:1329:1329)) + (PORT oe (1574:1574:1574) (1245:1245:1245)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2217:2217:2217) (2217:2217:2217)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[2\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1700:1700:1700) (1459:1459:1459)) + (PORT oe (1536:1536:1536) (1223:1223:1223)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2217:2217:2217) (2217:2217:2217)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[1\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1609:1609:1609) (1312:1312:1312)) + (PORT oe (1589:1589:1589) (1256:1256:1256)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2217:2217:2217) (2217:2217:2217)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[0\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1344:1344:1344) (1119:1119:1119)) + (PORT oe (1245:1245:1245) (1023:1023:1023)) + (IOPATH i o (2347:2347:2347) (2228:2228:2228)) + (IOPATH oe o (2207:2207:2207) (2207:2207:2207)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_io_ibuf") (INSTANCE \\FPGA_CLK\~input\\) @@ -64,394 +180,1818 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nCE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|ce0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (4497:4497:4497) (4521:4521:4521)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~5\\) + (DELAY + (ABSOLUTE + (PORT datab (3823:3823:3823) (3934:3934:3934)) + (PORT datac (4040:4040:4040) (4076:4076:4076)) + (PORT datad (1857:1857:1857) (1648:1648:1648)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datac combout (301:301:301) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1148:1148:1148) (956:956:956)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nWE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|we0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (3980:3980:3980) (3991:3991:3991)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nOE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (3718:3718:3718) (3764:3764:3764)) + (PORT datab (4120:4120:4120) (4131:4131:4131)) + (PORT datac (326:326:326) (399:399:399)) + (PORT datad (583:583:583) (580:580:580)) + (IOPATH dataa combout (420:420:420) (371:371:371)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datac combout (305:305:305) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~2\\) + (DELAY + (ABSOLUTE + (PORT dataa (626:626:626) (625:625:625)) + (PORT datab (4127:4127:4127) (4134:4134:4134)) + (PORT datad (237:237:237) (247:247:247)) + (IOPATH dataa combout (392:392:392) (419:419:419)) + (IOPATH datab combout (393:393:393) (431:431:431)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Writing\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (1547:1547:1547) (1365:1365:1365)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (3601:3601:3601) (3604:3604:3604)) + (PORT datad (542:542:542) (530:530:530)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|oe0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (4570:4570:4570) (4590:4590:4590)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (4205:4205:4205) (4211:4211:4211)) + (PORT datad (543:543:543) (528:528:528)) + (IOPATH dataa combout (435:435:435) (425:425:425)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (561:561:561) (506:506:506)) + (PORT datab (4121:4121:4121) (4127:4127:4127)) + (PORT datad (228:228:228) (236:236:236)) + (IOPATH dataa combout (435:435:435) (407:407:407)) + (IOPATH datab combout (437:437:437) (407:407:407)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector2\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (372:372:372) (439:439:439)) + (PORT datab (4118:4118:4118) (4128:4128:4128)) + (PORT datad (233:233:233) (244:244:244)) + (IOPATH dataa combout (435:435:435) (407:407:407)) + (IOPATH datab combout (438:438:438) (455:455:455)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Waiting\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1719:1719:1719) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3553:3553:3553) (3934:3934:3934)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1242:1242:1242) (1088:1088:1088)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1719:1719:1719) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~4\\) + (DELAY + (ABSOLUTE + (PORT datab (3827:3827:3827) (3940:3940:3940)) + (PORT datac (3771:3771:3771) (3877:3877:3877)) + (PORT datad (1850:1850:1850) (1640:1640:1640)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datac combout (301:301:301) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1719:1719:1719) (1736:1736:1736)) + (PORT asdata (1598:1598:1598) (1407:1407:1407)) + (PORT ena (3553:3553:3553) (3934:3934:3934)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1719:1719:1719) (1736:1736:1736)) + (PORT asdata (1658:1658:1658) (1504:1504:1504)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~37\\) + (DELAY + (ABSOLUTE + (PORT dataa (318:318:318) (377:377:377)) + (PORT datab (315:315:315) (369:369:369)) + (PORT datad (274:274:274) (329:329:329)) + (IOPATH dataa combout (408:408:408) (450:450:450)) + (IOPATH datab combout (415:415:415) (453:453:453)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~2\\) + (DELAY + (ABSOLUTE + (PORT datab (3823:3823:3823) (3941:3941:3941)) + (PORT datac (4078:4078:4078) (4143:4143:4143)) + (PORT datad (1850:1850:1850) (1646:1646:1646)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datac combout (301:301:301) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (250:250:250) (258:258:258)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (1900:1900:1900) (1694:1694:1694)) + (PORT datab (4063:4063:4063) (4087:4087:4087)) + (PORT datad (3761:3761:3761) (3892:3892:3892)) + (IOPATH dataa combout (408:408:408) (425:425:425)) + (IOPATH datab combout (415:415:415) (425:425:425)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (2412:2412:2412) (2118:2118:2118)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (2361:2361:2361) (2083:2083:2083)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT asdata (675:675:675) (688:688:688)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~35\\) + (DELAY + (ABSOLUTE + (PORT dataa (2014:2014:2014) (1722:1722:1722)) + (PORT datab (318:318:318) (373:373:373)) + (PORT datad (1870:1870:1870) (1620:1620:1620)) + (IOPATH dataa combout (420:420:420) (450:450:450)) + (IOPATH datab combout (423:423:423) (453:453:453)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (1898:1898:1898) (1691:1691:1691)) + (PORT datab (3823:3823:3823) (3936:3936:3936)) + (PORT datac (3665:3665:3665) (3660:3660:3660)) + (IOPATH dataa combout (420:420:420) (371:371:371)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datac combout (305:305:305) (285:285:285)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (249:249:249) (257:257:257)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (3835:3835:3835) (3919:3919:3919)) + (PORT datab (3827:3827:3827) (3940:3940:3940)) + (PORT datad (1850:1850:1850) (1639:1639:1639)) + (IOPATH dataa combout (377:377:377) (371:371:371)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (2391:2391:2391) (2239:2239:2239)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (2287:2287:2287) (2027:2027:2027)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (251:251:251) (259:259:259)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~34\\) + (DELAY + (ABSOLUTE + (PORT dataa (1884:1884:1884) (1615:1615:1615)) + (PORT datab (318:318:318) (373:373:373)) + (PORT datad (1823:1823:1823) (1581:1581:1581)) + (IOPATH dataa combout (420:420:420) (450:450:450)) + (IOPATH datab combout (423:423:423) (453:453:453)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~36\\) + (DELAY + (ABSOLUTE + (PORT datac (225:225:225) (240:240:240)) + (PORT datad (227:227:227) (234:234:234)) + (IOPATH datac combout (301:301:301) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT asdata (940:940:940) (890:890:890)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~7\\) + (DELAY + (ABSOLUTE + (PORT dataa (1898:1898:1898) (1691:1691:1691)) + (PORT datab (3823:3823:3823) (3936:3936:3936)) + (PORT datad (3641:3641:3641) (3690:3690:3690)) + (IOPATH dataa combout (377:377:377) (371:371:371)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[15\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT asdata (725:725:725) (786:786:786)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~6\\) + (DELAY + (ABSOLUTE + (PORT dataa (3784:3784:3784) (3886:3886:3886)) + (PORT datab (3823:3823:3823) (3938:3938:3938)) + (PORT datad (1855:1855:1855) (1649:1649:1649)) + (IOPATH dataa combout (377:377:377) (371:371:371)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (301:301:301) (356:356:356)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[14\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT asdata (876:876:876) (810:810:810)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (441:441:441) (378:378:378)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1714:1714:1714) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2989:2989:2989) (3250:3250:3250)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (318:318:318) (377:377:377)) + (PORT datab (315:315:315) (370:370:370)) + (PORT datad (276:276:276) (331:331:331)) + (IOPATH dataa combout (414:414:414) (450:450:450)) + (IOPATH datab combout (423:423:423) (453:453:453)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~39\\) + (DELAY + (ABSOLUTE + (PORT dataa (1519:1519:1519) (1281:1281:1281)) + (PORT datab (268:268:268) (274:274:274)) + (PORT datad (1809:1809:1809) (1515:1515:1515)) + (IOPATH dataa combout (351:351:351) (371:371:371)) + (IOPATH datab combout (357:357:357) (380:380:380)) + (IOPATH datac combout (415:415:415) (429:429:429)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|stateMM0\.Waiting\~_wirecell\\) + (DELAY + (ABSOLUTE + (PORT datad (1545:1545:1545) (1374:1374:1374)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (3669:3669:3669) (3685:3685:3685)) + (PORT d[1] (3787:3787:3787) (3874:3874:3874)) + (PORT d[2] (4101:4101:4101) (4129:4129:4129)) + (PORT d[3] (4054:4054:4054) (4109:4109:4109)) + (PORT d[4] (3756:3756:3756) (3849:3849:3849)) + (PORT d[5] (3766:3766:3766) (3893:3893:3893)) + (PORT d[6] (3756:3756:3756) (3861:3861:3861)) + (PORT d[7] (4076:4076:4076) (4094:4094:4094)) + (PORT clk (2088:2088:2088) (2131:2131:2131)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (230:230:230)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (2012:2012:2012) (1793:1793:1793)) + (PORT d[1] (2061:2061:2061) (1826:1826:1826)) + (PORT d[2] (1588:1588:1588) (1407:1407:1407)) + (PORT d[3] (2062:2062:2062) (1847:1847:1847)) + (PORT d[4] (1516:1516:1516) (1340:1340:1340)) + (PORT d[5] (1361:1361:1361) (1263:1263:1263)) + (PORT d[6] (1960:1960:1960) (1727:1727:1727)) + (PORT d[7] (1647:1647:1647) (1460:1460:1460)) + (PORT clk (2085:2085:2085) (2127:2127:2127)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (230:230:230)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1465:1465:1465) (1233:1233:1233)) + (PORT clk (2085:2085:2085) (2127:2127:2127)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (230:230:230)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a) + (DELAY + (ABSOLUTE + (PORT clk (2088:2088:2088) (2131:2131:2131)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (3799:3799:3799) (3842:3842:3842)) + (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2089:2089:2089) (2132:2132:2132)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2089:2089:2089) (2132:2132:2132)) + (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2089:2089:2089) (2132:2132:2132)) + (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1268:1268:1268) (1115:1115:1115)) + (PORT d[1] (1320:1320:1320) (1172:1172:1172)) + (PORT d[2] (1311:1311:1311) (1144:1144:1144)) + (PORT d[3] (1297:1297:1297) (1150:1150:1150)) + (PORT d[4] (1251:1251:1251) (1078:1078:1078)) + (PORT d[5] (1591:1591:1591) (1390:1390:1390)) + (PORT d[6] (1256:1256:1256) (1106:1106:1106)) + (PORT d[7] (1230:1230:1230) (1097:1097:1097)) + (PORT clk (2087:2087:2087) (2129:2129:2129)) + (PORT stall (1385:1385:1385) (1619:1619:1619)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (230:230:230)) + (HOLD stall (posedge clk) (230:230:230)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b) + (DELAY + (ABSOLUTE + (PORT clk (2087:2087:2087) (2129:2129:2129)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2088:2088:2088) (2130:2130:2130)) + (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2088:2088:2088) (2130:2130:2130)) + (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2088:2088:2088) (2130:2130:2130)) + (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (3670:3670:3670) (3740:3740:3740)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (1217:1217:1217) (1005:1005:1005)) + (PORT datac (818:818:818) (644:644:644)) + (PORT datad (279:279:279) (336:336:336)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datac combout (305:305:305) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector4\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (3717:3717:3717) (3764:3764:3764)) + (PORT datab (4119:4119:4119) (4133:4133:4133)) + (PORT datac (328:328:328) (402:402:402)) + (PORT datad (583:583:583) (580:580:580)) + (IOPATH dataa combout (392:392:392) (419:419:419)) + (IOPATH datab combout (393:393:393) (431:431:431)) + (IOPATH datac combout (305:305:305) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Reading\\) + (DELAY + (ABSOLUTE + (PORT clk (1726:1726:1726) (1746:1746:1746)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (1547:1547:1547) (1365:1365:1365)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector74\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (320:320:320) (380:380:380)) + (PORT datab (4126:4126:4126) (4133:4133:4133)) + (PORT datac (322:322:322) (394:394:394)) + (PORT datad (582:582:582) (580:580:580)) + (IOPATH dataa combout (420:420:420) (371:371:371)) + (IOPATH datab combout (423:423:423) (380:380:380)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[7\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1545:1545:1545) (1377:1377:1377)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (3625:3625:3625) (3730:3730:3730)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~41\\) + (DELAY + (ABSOLUTE + (PORT dataa (322:322:322) (383:383:383)) + (PORT datab (1217:1217:1217) (1009:1009:1009)) + (PORT datac (724:724:724) (581:581:581)) + (IOPATH dataa combout (408:408:408) (425:425:425)) + (IOPATH datab combout (415:415:415) (431:431:431)) + (IOPATH datac combout (305:305:305) (285:285:285)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[6\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1544:1544:1544) (1377:1377:1377)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (3685:3685:3685) (3796:3796:3796)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (1458:1458:1458) (1144:1144:1144)) + (PORT datac (1170:1170:1170) (974:974:974)) + (PORT datad (277:277:277) (333:333:333)) + (IOPATH dataa combout (435:435:435) (425:425:425)) + (IOPATH datac combout (301:301:301) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[5\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1541:1541:1541) (1368:1368:1368)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (3693:3693:3693) (3776:3776:3776)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~43\\) + (DELAY + (ABSOLUTE + (PORT dataa (877:877:877) (693:693:693)) + (PORT datab (1218:1218:1218) (1009:1009:1009)) + (PORT datac (278:278:278) (342:342:342)) + (IOPATH dataa combout (435:435:435) (407:407:407)) + (IOPATH datab combout (438:438:438) (455:455:455)) + (IOPATH datac combout (305:305:305) (285:285:285)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[4\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1541:1541:1541) (1369:1369:1369)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[20\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT asdata (4111:4111:4111) (4181:4181:4181)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (1217:1217:1217) (1006:1006:1006)) + (PORT datac (278:278:278) (341:341:341)) + (PORT datad (789:789:789) (625:625:625)) + (IOPATH datab combout (423:423:423) (391:391:391)) + (IOPATH datac combout (305:305:305) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[3\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1542:1542:1542) (1370:1370:1370)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[19\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT asdata (4104:4104:4104) (4180:4180:4180)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~45\\) + (DELAY + (ABSOLUTE + (PORT datab (1217:1217:1217) (1005:1005:1005)) + (PORT datac (728:728:728) (584:584:584)) + (PORT datad (277:277:277) (333:333:333)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datac combout (305:305:305) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[2\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1541:1541:1541) (1370:1370:1370)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[18\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT asdata (4137:4137:4137) (4204:4204:4204)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~46\\) + (DELAY + (ABSOLUTE + (PORT datab (1216:1216:1216) (1005:1005:1005)) + (PORT datac (719:719:719) (572:572:572)) + (PORT datad (277:277:277) (332:332:332)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datac combout (305:305:305) (285:285:285)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[1\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1543:1543:1543) (1377:1377:1377)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[17\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT asdata (3925:3925:3925) (3929:3929:3929)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~47\\) + (DELAY + (ABSOLUTE + (PORT dataa (323:323:323) (383:383:383)) + (PORT datab (1215:1215:1215) (1005:1005:1005)) + (PORT datac (765:765:765) (608:608:608)) + (IOPATH dataa combout (408:408:408) (425:425:425)) + (IOPATH datab combout (415:415:415) (431:431:431)) + (IOPATH datac combout (305:305:305) (285:285:285)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1721:1721:1721) (1741:1741:1741)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (3567:3567:3567) (3164:3164:3164)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[0\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1545:1545:1545) (1374:1374:1374)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1724:1724:1724) (1744:1744:1744)) + (PORT d (90:90:90) (101:101:101)) + (PORT ena (2861:2861:2861) (2583:2583:2583)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD ena (posedge clk) (195:195:195)) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[0\]\~24\\) (DELAY (ABSOLUTE - (PORT dataa (553:553:553) (536:536:536)) - (IOPATH dataa combout (435:435:435) (425:425:425)) - (IOPATH dataa cout (486:486:486) (375:375:375)) - (IOPATH datad combout (167:167:167) (143:143:143)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[0\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[1\]\~26\\) - (DELAY - (ABSOLUTE - (PORT datab (558:558:558) (530:530:530)) - (IOPATH datab combout (423:423:423) (451:451:451)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[1\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[2\]\~28\\) - (DELAY - (ABSOLUTE - (PORT datab (548:548:548) (534:534:534)) + (PORT datab (326:326:326) (382:382:382)) (IOPATH datab combout (437:437:437) (425:425:425)) (IOPATH datab cout (497:497:497) (381:381:381)) (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[2\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[3\]\~30\\) - (DELAY - (ABSOLUTE - (PORT datab (326:326:326) (383:383:383)) - (IOPATH datab combout (423:423:423) (451:451:451)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[3\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2182:2182:2182) (2152:2152:2152)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[4\]\~32\\) - (DELAY - (ABSOLUTE - (PORT dataa (568:568:568) (551:551:551)) - (IOPATH dataa combout (435:435:435) (425:425:425)) - (IOPATH dataa cout (486:486:486) (375:375:375)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[4\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[5\]\~34\\) - (DELAY - (ABSOLUTE - (PORT datab (326:326:326) (383:383:383)) - (IOPATH datab combout (423:423:423) (451:451:451)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[5\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[6\]\~36\\) - (DELAY - (ABSOLUTE - (PORT datab (326:326:326) (384:384:384)) - (IOPATH datab combout (437:437:437) (425:425:425)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[6\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2182:2182:2182) (2152:2152:2152)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[7\]\~38\\) - (DELAY - (ABSOLUTE - (PORT datab (548:548:548) (530:530:530)) - (IOPATH datab combout (423:423:423) (451:451:451)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[7\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[8\]\~40\\) - (DELAY - (ABSOLUTE - (PORT datab (325:325:325) (382:382:382)) - (IOPATH datab combout (437:437:437) (425:425:425)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[8\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[9\]\~42\\) - (DELAY - (ABSOLUTE - (PORT dataa (328:328:328) (392:392:392)) - (IOPATH dataa combout (414:414:414) (444:444:444)) - (IOPATH dataa cout (486:486:486) (375:375:375)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[9\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1712:1712:1712) (1732:1732:1732)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[10\]\~44\\) - (DELAY - (ABSOLUTE - (PORT datab (324:324:324) (381:381:381)) - (IOPATH datab combout (437:437:437) (425:425:425)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[10\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2182:2182:2182) (2152:2152:2152)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[11\]\~46\\) - (DELAY - (ABSOLUTE - (PORT dataa (328:328:328) (392:392:392)) - (IOPATH dataa combout (414:414:414) (444:444:444)) - (IOPATH dataa cout (486:486:486) (375:375:375)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[11\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2182:2182:2182) (2152:2152:2152)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (1344:1344:1344) (1536:1536:1536)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[12\]\~48\\) - (DELAY - (ABSOLUTE - (PORT datab (323:323:323) (381:381:381)) - (IOPATH datab combout (437:437:437) (425:425:425)) - (IOPATH datab cout (497:497:497) (381:381:381)) - (IOPATH datad combout (167:167:167) (143:143:143)) - (IOPATH cin combout (549:549:549) (519:519:519)) - (IOPATH cin cout (63:63:63) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[12\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[13\]\~50\\) @@ -466,28 +2006,12 @@ ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[13\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) - (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) - (IOPATH (posedge clk) q (240:240:240) (240:240:240)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (195:195:195)) - (HOLD sclr (posedge clk) (195:195:195)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[14\]\~52\\) (DELAY (ABSOLUTE - (PORT datab (339:339:339) (393:393:393)) + (PORT datab (325:325:325) (382:382:382)) (IOPATH datab combout (437:437:437) (425:425:425)) (IOPATH datab cout (497:497:497) (381:381:381)) (IOPATH datad combout (167:167:167) (143:143:143)) @@ -501,9 +2025,9 @@ (INSTANCE \\inst2\|counter\[14\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -517,7 +2041,7 @@ (INSTANCE \\inst2\|counter\[15\]\~54\\) (DELAY (ABSOLUTE - (PORT dataa (351:351:351) (414:414:414)) + (PORT dataa (349:349:349) (411:411:411)) (IOPATH dataa combout (414:414:414) (444:444:444)) (IOPATH dataa cout (486:486:486) (375:375:375)) (IOPATH datad combout (167:167:167) (143:143:143)) @@ -531,9 +2055,9 @@ (INSTANCE \\inst2\|counter\[15\]\\) (DELAY (ABSOLUTE - (PORT clk (1711:1711:1711) (1731:1731:1731)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -547,7 +2071,7 @@ (INSTANCE \\inst2\|counter\[16\]\~56\\) (DELAY (ABSOLUTE - (PORT datab (340:340:340) (394:394:394)) + (PORT datab (348:348:348) (405:405:405)) (IOPATH datab combout (437:437:437) (425:425:425)) (IOPATH datab cout (497:497:497) (381:381:381)) (IOPATH datad combout (167:167:167) (143:143:143)) @@ -561,9 +2085,9 @@ (INSTANCE \\inst2\|counter\[16\]\\) (DELAY (ABSOLUTE - (PORT clk (1711:1711:1711) (1731:1731:1731)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -577,7 +2101,7 @@ (INSTANCE \\inst2\|counter\[17\]\~58\\) (DELAY (ABSOLUTE - (PORT dataa (343:343:343) (403:403:403)) + (PORT dataa (330:330:330) (394:394:394)) (IOPATH dataa combout (414:414:414) (444:444:444)) (IOPATH dataa cout (486:486:486) (375:375:375)) (IOPATH datad combout (167:167:167) (143:143:143)) @@ -591,9 +2115,9 @@ (INSTANCE \\inst2\|counter\[17\]\\) (DELAY (ABSOLUTE - (PORT clk (1711:1711:1711) (1731:1731:1731)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -602,22 +2126,6 @@ (HOLD sclr (posedge clk) (195:195:195)) ) ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~0\\) - (DELAY - (ABSOLUTE - (PORT dataa (880:880:880) (761:761:761)) - (PORT datab (618:618:618) (575:575:575)) - (PORT datac (513:513:513) (507:507:507)) - (PORT datad (552:552:552) (524:524:524)) - (IOPATH dataa combout (392:392:392) (419:419:419)) - (IOPATH datab combout (393:393:393) (431:431:431)) - (IOPATH datac combout (301:301:301) (283:283:283)) - (IOPATH datad combout (167:167:167) (143:143:143)) - ) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[18\]\~60\\) @@ -637,9 +2145,9 @@ (INSTANCE \\inst2\|counter\[18\]\\) (DELAY (ABSOLUTE - (PORT clk (1711:1711:1711) (1731:1731:1731)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -667,9 +2175,9 @@ (INSTANCE \\inst2\|counter\[19\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -697,9 +2205,9 @@ (INSTANCE \\inst2\|counter\[20\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -727,9 +2235,9 @@ (INSTANCE \\inst2\|counter\[21\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -738,12 +2246,28 @@ (HOLD sclr (posedge clk) (195:195:195)) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~8\\) + (DELAY + (ABSOLUTE + (PORT dataa (330:330:330) (394:394:394)) + (PORT datab (326:326:326) (384:384:384)) + (PORT datac (284:284:284) (350:350:350)) + (PORT datad (284:284:284) (343:343:343)) + (IOPATH dataa combout (374:374:374) (392:392:392)) + (IOPATH datab combout (384:384:384) (398:398:398)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[22\]\~68\\) (DELAY (ABSOLUTE - (PORT datab (328:328:328) (386:386:386)) + (PORT datab (327:327:327) (384:384:384)) (IOPATH datab combout (437:437:437) (425:425:425)) (IOPATH datab cout (497:497:497) (381:381:381)) (IOPATH datad combout (167:167:167) (143:143:143)) @@ -757,9 +2281,9 @@ (INSTANCE \\inst2\|counter\[22\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -773,7 +2297,7 @@ (INSTANCE \\inst2\|counter\[23\]\~70\\) (DELAY (ABSOLUTE - (PORT dataa (808:808:808) (716:716:716)) + (PORT dataa (331:331:331) (393:393:393)) (IOPATH dataa combout (435:435:435) (444:444:444)) (IOPATH cin combout (549:549:549) (519:519:519)) ) @@ -784,9 +2308,9 @@ (INSTANCE \\inst2\|counter\[23\]\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1713:1713:1713) (1732:1732:1732)) (PORT d (90:90:90) (101:101:101)) - (PORT sclr (884:884:884) (924:924:924)) + (PORT sclr (873:873:873) (934:934:934)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) ) @@ -797,15 +2321,13 @@ ) (CELL (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~1\\) + (INSTANCE \\inst2\|LessThan0\~9\\) (DELAY (ABSOLUTE - (PORT dataa (329:329:329) (393:393:393)) - (PORT datab (326:326:326) (383:383:383)) - (PORT datac (283:283:283) (349:349:349)) - (PORT datad (284:284:284) (342:342:342)) - (IOPATH dataa combout (374:374:374) (392:392:392)) - (IOPATH datab combout (384:384:384) (398:398:398)) + (PORT dataa (269:269:269) (281:281:281)) + (PORT datac (284:284:284) (352:352:352)) + (PORT datad (284:284:284) (344:344:344)) + (IOPATH dataa combout (377:377:377) (371:371:371)) (IOPATH datac combout (301:301:301) (283:283:283)) (IOPATH datad combout (167:167:167) (143:143:143)) ) @@ -816,24 +2338,10 @@ (INSTANCE \\inst2\|LessThan0\~2\\) (DELAY (ABSOLUTE - (PORT datab (327:327:327) (384:384:384)) - (PORT datac (761:761:761) (676:676:676)) - (PORT datad (225:225:225) (233:233:233)) - (IOPATH datab combout (423:423:423) (451:451:451)) - (IOPATH datac combout (301:301:301) (283:283:283)) - (IOPATH datad combout (167:167:167) (143:143:143)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~5\\) - (DELAY - (ABSOLUTE - (PORT dataa (328:328:328) (392:392:392)) - (PORT datab (325:325:325) (382:382:382)) - (PORT datac (297:297:297) (359:359:359)) - (PORT datad (284:284:284) (343:343:343)) + (PORT dataa (1301:1301:1301) (1193:1193:1193)) + (PORT datab (1305:1305:1305) (1176:1176:1176)) + (PORT datac (1297:1297:1297) (1163:1163:1163)) + (PORT datad (1266:1266:1266) (1160:1160:1160)) (IOPATH dataa combout (404:404:404) (450:450:450)) (IOPATH datab combout (406:406:406) (453:453:453)) (IOPATH datac combout (301:301:301) (283:283:283)) @@ -846,10 +2354,10 @@ (INSTANCE \\inst2\|LessThan0\~3\\) (DELAY (ABSOLUTE - (PORT dataa (341:341:341) (401:401:401)) - (PORT datab (339:339:339) (394:394:394)) - (PORT datac (296:296:296) (359:359:359)) - (PORT datad (297:297:297) (353:353:353)) + (PORT dataa (328:328:328) (392:392:392)) + (PORT datab (326:326:326) (383:383:383)) + (PORT datac (283:283:283) (351:351:351)) + (PORT datad (284:284:284) (343:343:343)) (IOPATH dataa combout (404:404:404) (450:450:450)) (IOPATH datab combout (406:406:406) (453:453:453)) (IOPATH datac combout (301:301:301) (283:283:283)) @@ -857,18 +2365,50 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (329:329:329) (394:394:394)) + (PORT datab (349:349:349) (406:406:406)) + (PORT datac (283:283:283) (350:350:350)) + (PORT datad (285:285:285) (346:346:346)) + (IOPATH dataa combout (392:392:392) (419:419:419)) + (IOPATH datab combout (438:438:438) (455:455:455)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (559:559:559) (538:538:538)) + (PORT datab (266:266:266) (272:272:272)) + (PORT datac (283:283:283) (350:350:350)) + (PORT datad (285:285:285) (344:344:344)) + (IOPATH dataa combout (349:349:349) (377:377:377)) + (IOPATH datab combout (380:380:380) (380:380:380)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|LessThan0\~4\\) (DELAY (ABSOLUTE - (PORT dataa (570:570:570) (549:549:549)) - (PORT datab (326:326:326) (382:382:382)) - (PORT datac (283:283:283) (348:348:348)) - (PORT datad (225:225:225) (232:232:232)) - (IOPATH dataa combout (428:428:428) (449:449:449)) - (IOPATH datab combout (438:438:438) (455:455:455)) - (IOPATH datac combout (301:301:301) (283:283:283)) + (PORT dataa (330:330:330) (393:393:393)) + (PORT datab (1202:1202:1202) (1035:1035:1035)) + (PORT datac (225:225:225) (239:239:239)) + (PORT datad (225:225:225) (233:233:233)) + (IOPATH dataa combout (374:374:374) (392:392:392)) + (IOPATH datab combout (380:380:380) (380:380:380)) + (IOPATH datac combout (301:301:301) (285:285:285)) (IOPATH datad combout (167:167:167) (143:143:143)) ) ) @@ -878,13 +2418,437 @@ (INSTANCE \\inst2\|LessThan0\~6\\) (DELAY (ABSOLUTE - (PORT dataa (332:332:332) (396:396:396)) - (PORT datab (328:328:328) (385:385:385)) - (PORT datac (224:224:224) (239:239:239)) - (PORT datad (225:225:225) (233:233:233)) - (IOPATH dataa combout (350:350:350) (371:371:371)) - (IOPATH datab combout (354:354:354) (380:380:380)) - (IOPATH datac combout (301:301:301) (285:285:285)) + (PORT dataa (329:329:329) (392:392:392)) + (PORT datab (326:326:326) (383:383:383)) + (PORT datac (306:306:306) (371:371:371)) + (PORT datad (308:308:308) (367:367:367)) + (IOPATH dataa combout (428:428:428) (449:449:449)) + (IOPATH datab combout (438:438:438) (455:455:455)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~10\\) + (DELAY + (ABSOLUTE + (PORT dataa (1247:1247:1247) (1079:1079:1079)) + (PORT datab (289:289:289) (296:296:296)) + (PORT datac (829:829:829) (690:690:690)) + (PORT datad (249:249:249) (257:257:257)) + (IOPATH dataa combout (404:404:404) (450:450:450)) + (IOPATH datab combout (406:406:406) (453:453:453)) + (IOPATH datac combout (301:301:301) (283:283:283)) + (IOPATH datad combout (167:167:167) (143:143:143)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[1\]\~26\\) + (DELAY + (ABSOLUTE + (PORT dataa (330:330:330) (394:394:394)) + (IOPATH dataa combout (414:414:414) (444:444:444)) + (IOPATH dataa cout (486:486:486) (375:375:375)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[2\]\~28\\) + (DELAY + (ABSOLUTE + (PORT dataa (327:327:327) (390:390:390)) + (IOPATH dataa combout (435:435:435) (425:425:425)) + (IOPATH dataa cout (486:486:486) (375:375:375)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[3\]\~30\\) + (DELAY + (ABSOLUTE + (PORT datab (326:326:326) (383:383:383)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[4\]\~32\\) + (DELAY + (ABSOLUTE + (PORT datab (349:349:349) (406:406:406)) + (IOPATH datab combout (437:437:437) (425:425:425)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[5\]\~34\\) + (DELAY + (ABSOLUTE + (PORT datab (325:325:325) (382:382:382)) + (IOPATH datab combout (423:423:423) (451:451:451)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[6\]\~36\\) + (DELAY + (ABSOLUTE + (PORT datab (339:339:339) (394:394:394)) + (IOPATH datab combout (437:437:437) (425:425:425)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[7\]\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (328:328:328) (392:392:392)) + (IOPATH dataa combout (414:414:414) (444:444:444)) + (IOPATH dataa cout (486:486:486) (375:375:375)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[8\]\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (324:324:324) (380:380:380)) + (IOPATH datab combout (437:437:437) (425:425:425)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[9\]\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (327:327:327) (389:389:389)) + (IOPATH dataa combout (414:414:414) (444:444:444)) + (IOPATH dataa cout (486:486:486) (375:375:375)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[10\]\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (325:325:325) (382:382:382)) + (IOPATH datab combout (437:437:437) (425:425:425)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[11\]\~46\\) + (DELAY + (ABSOLUTE + (PORT dataa (328:328:328) (392:392:392)) + (IOPATH dataa combout (414:414:414) (444:444:444)) + (IOPATH dataa cout (486:486:486) (375:375:375)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1715:1715:1715) (1736:1736:1736)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (1447:1447:1447) (1362:1362:1362)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[12\]\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (337:337:337) (391:391:391)) + (IOPATH datab combout (437:437:437) (425:425:425)) + (IOPATH datab cout (497:497:497) (381:381:381)) + (IOPATH datad combout (167:167:167) (143:143:143)) + (IOPATH cin combout (549:549:549) (519:519:519)) + (IOPATH cin cout (63:63:63) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1713:1713:1713) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (873:873:873) (934:934:934)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1713:1713:1713) (1732:1732:1732)) + (PORT d (90:90:90) (101:101:101)) + (PORT sclr (873:873:873) (934:934:934)) + (IOPATH (posedge clk) q (240:240:240) (240:240:240)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (195:195:195)) + (HOLD sclr (posedge clk) (195:195:195)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~5\\) + (DELAY + (ABSOLUTE + (PORT dataa (1300:1300:1300) (1190:1190:1190)) + (PORT datab (1349:1349:1349) (1194:1194:1194)) + (PORT datac (1281:1281:1281) (1153:1153:1153)) + (PORT datad (1248:1248:1248) (1135:1135:1135)) + (IOPATH dataa combout (404:404:404) (450:450:450)) + (IOPATH datab combout (406:406:406) (453:453:453)) + (IOPATH datac combout (301:301:301) (283:283:283)) (IOPATH datad combout (167:167:167) (143:143:143)) ) ) @@ -894,29 +2858,9 @@ (INSTANCE \\inst2\|LessThan0\~7\\) (DELAY (ABSOLUTE - (PORT dataa (563:563:563) (549:549:549)) - (PORT datab (329:329:329) (387:387:387)) - (PORT datac (522:522:522) (502:502:502)) - (PORT datad (799:799:799) (654:654:654)) - (IOPATH dataa combout (435:435:435) (407:407:407)) - (IOPATH datab combout (437:437:437) (407:407:407)) - (IOPATH datac combout (305:305:305) (285:285:285)) - (IOPATH datad combout (167:167:167) (143:143:143)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~8\\) - (DELAY - (ABSOLUTE - (PORT dataa (355:355:355) (418:418:418)) - (PORT datab (529:529:529) (432:432:432)) - (PORT datac (224:224:224) (239:239:239)) - (PORT datad (224:224:224) (232:232:232)) - (IOPATH dataa combout (404:404:404) (450:450:450)) - (IOPATH datab combout (415:415:415) (425:425:425)) - (IOPATH datac combout (305:305:305) (285:285:285)) + (PORT datac (248:248:248) (262:262:262)) + (PORT datad (1220:1220:1220) (1045:1045:1045)) + (IOPATH datac combout (305:305:305) (283:283:283)) (IOPATH datad combout (167:167:167) (143:143:143)) ) ) @@ -926,7 +2870,11 @@ (INSTANCE \\inst2\|ledBuf\~0\\) (DELAY (ABSOLUTE - (PORT datad (737:737:737) (601:601:601)) + (PORT dataa (270:270:270) (281:281:281)) + (PORT datab (1233:1233:1233) (1070:1070:1070)) + (PORT datad (1183:1183:1183) (1026:1026:1026)) + (IOPATH dataa combout (420:420:420) (450:450:450)) + (IOPATH datab combout (423:423:423) (453:453:453)) (IOPATH datac combout (415:415:415) (429:429:429)) (IOPATH datad combout (167:167:167) (143:143:143)) ) @@ -937,7 +2885,7 @@ (INSTANCE \\inst2\|ledBuf\\) (DELAY (ABSOLUTE - (PORT clk (2183:2183:2183) (2153:2153:2153)) + (PORT clk (1709:1709:1709) (1727:1727:1727)) (PORT d (90:90:90) (101:101:101)) (IOPATH (posedge clk) q (240:240:240) (240:240:240)) ) @@ -946,4 +2894,31 @@ (HOLD d (posedge clk) (195:195:195)) ) ) + (CELL + (CELLTYPE "cycloneiii_pll") + (INSTANCE \\inst\|altpll_component\|auto_generated\|pll1\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2075:2075:2075) (2075:2075:2075)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2065:2065:2065) (2030:2030:2030)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2065:2065:2065) (2030:2030:2030)) + ) + ) + ) ) diff --git a/MainController/simulation/modelsim/MainController_8_1200mv_85c_slow.vho b/MainController/simulation/modelsim/MainController_8_1200mv_85c_slow.vho index d2c6f05..e2557e0 100644 --- a/MainController/simulation/modelsim/MainController_8_1200mv_85c_slow.vho +++ b/MainController/simulation/modelsim/MainController_8_1200mv_85c_slow.vho @@ -16,7 +16,7 @@ -- PROGRAM "Quartus II 64-Bit" -- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" --- DATE "03/12/2024 16:24:29" +-- DATE "03/12/2024 17:46:57" -- -- Device: Altera EP3C25Q240C8 Package PQFP240 @@ -37,27 +37,20 @@ ENTITY MainController IS PORT ( FPGA_LED_1 : OUT std_logic; FPGA_CLK : IN std_logic; + FPGA_LED_2 : OUT std_logic; + FPGA_LED_3 : OUT std_logic; Data : INOUT std_logic_vector(7 DOWNTO 0); - Address : IN std_logic_vector(7 DOWNTO 0); - nOE : IN std_logic; nWE : IN std_logic; - nCE : IN std_logic + nOE : IN std_logic; + nCE : IN std_logic; + Address : IN std_logic_vector(7 DOWNTO 0) ); END MainController; -- Design Ports Information -- FPGA_LED_1 => Location: PIN_166, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA --- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- FPGA_LED_2 => Location: PIN_167, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA +-- FPGA_LED_3 => Location: PIN_168, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[7] => Location: PIN_221, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[6] => Location: PIN_223, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[5] => Location: PIN_224, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA @@ -67,6 +60,17 @@ END MainController; -- Data[1] => Location: PIN_189, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[0] => Location: PIN_194, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- FPGA_CLK => Location: PIN_31, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default ARCHITECTURE structure OF MainController IS @@ -81,42 +85,152 @@ SIGNAL ww_devclrn : std_logic; SIGNAL ww_devpor : std_logic; SIGNAL ww_FPGA_LED_1 : std_logic; SIGNAL ww_FPGA_CLK : std_logic; -SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); -SIGNAL ww_nOE : std_logic; +SIGNAL ww_FPGA_LED_2 : std_logic; +SIGNAL ww_FPGA_LED_3 : std_logic; SIGNAL ww_nWE : std_logic; +SIGNAL ww_nOE : std_logic; SIGNAL ww_nCE : std_logic; +SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); SIGNAL \FPGA_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); -SIGNAL \Address[7]~input_o\ : std_logic; -SIGNAL \Address[6]~input_o\ : std_logic; -SIGNAL \Address[5]~input_o\ : std_logic; -SIGNAL \Address[4]~input_o\ : std_logic; -SIGNAL \Address[3]~input_o\ : std_logic; -SIGNAL \Address[2]~input_o\ : std_logic; -SIGNAL \Address[1]~input_o\ : std_logic; -SIGNAL \Address[0]~input_o\ : std_logic; -SIGNAL \nOE~input_o\ : std_logic; -SIGNAL \nWE~input_o\ : std_logic; -SIGNAL \nCE~input_o\ : std_logic; -SIGNAL \Data[7]~input_o\ : std_logic; -SIGNAL \Data[6]~input_o\ : std_logic; -SIGNAL \Data[5]~input_o\ : std_logic; -SIGNAL \Data[4]~input_o\ : std_logic; -SIGNAL \Data[3]~input_o\ : std_logic; -SIGNAL \Data[2]~input_o\ : std_logic; -SIGNAL \Data[1]~input_o\ : std_logic; -SIGNAL \Data[0]~input_o\ : std_logic; -SIGNAL \Data[7]~output_o\ : std_logic; -SIGNAL \Data[6]~output_o\ : std_logic; -SIGNAL \Data[5]~output_o\ : std_logic; -SIGNAL \Data[4]~output_o\ : std_logic; -SIGNAL \Data[3]~output_o\ : std_logic; -SIGNAL \Data[2]~output_o\ : std_logic; -SIGNAL \Data[1]~output_o\ : std_logic; -SIGNAL \Data[0]~output_o\ : std_logic; -SIGNAL \FPGA_LED_1~output_o\ : std_logic; SIGNAL \FPGA_CLK~input_o\ : std_logic; SIGNAL \FPGA_CLK~inputclkctrl_outclk\ : std_logic; +SIGNAL \nCE~input_o\ : std_logic; +SIGNAL \Address[5]~input_o\ : std_logic; +SIGNAL \inst3|ce0Prev~q\ : std_logic; +SIGNAL \inst3|addr~5_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[12]~feeder_combout\ : std_logic; +SIGNAL \nWE~input_o\ : std_logic; +SIGNAL \inst3|we0Prev~q\ : std_logic; +SIGNAL \nOE~input_o\ : std_logic; +SIGNAL \inst3|Selector3~3_combout\ : std_logic; +SIGNAL \inst3|Selector3~2_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Writing~q\ : std_logic; +SIGNAL \inst3|memory~48_combout\ : std_logic; +SIGNAL \inst3|oe0Prev~q\ : std_logic; +SIGNAL \inst3|Selector3~0_combout\ : std_logic; +SIGNAL \inst3|Selector3~1_combout\ : std_logic; +SIGNAL \inst3|Selector2~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[11]~feeder_combout\ : std_logic; +SIGNAL \Address[4]~input_o\ : std_logic; +SIGNAL \inst3|addr~4_combout\ : std_logic; +SIGNAL \inst3|memory~37_combout\ : std_logic; +SIGNAL \Address[2]~input_o\ : std_logic; +SIGNAL \inst3|addr~2_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[6]~feeder_combout\ : std_logic; +SIGNAL \Address[3]~input_o\ : std_logic; +SIGNAL \inst3|addr~3_combout\ : std_logic; +SIGNAL \inst3|memory~35_combout\ : std_logic; +SIGNAL \Address[0]~input_o\ : std_logic; +SIGNAL \inst3|addr~0_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[2]~feeder_combout\ : std_logic; +SIGNAL \Address[1]~input_o\ : std_logic; +SIGNAL \inst3|addr~1_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[4]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~34_combout\ : std_logic; +SIGNAL \inst3|memory~36_combout\ : std_logic; +SIGNAL \Address[7]~input_o\ : std_logic; +SIGNAL \inst3|addr~7_combout\ : std_logic; +SIGNAL \Address[6]~input_o\ : std_logic; +SIGNAL \inst3|addr~6_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[13]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[16]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~38_combout\ : std_logic; +SIGNAL \inst3|memory~39_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \Data[0]~input_o\ : std_logic; +SIGNAL \Data[1]~input_o\ : std_logic; +SIGNAL \Data[2]~input_o\ : std_logic; +SIGNAL \Data[3]~input_o\ : std_logic; +SIGNAL \Data[4]~input_o\ : std_logic; +SIGNAL \Data[5]~input_o\ : std_logic; +SIGNAL \Data[6]~input_o\ : std_logic; +SIGNAL \Data[7]~input_o\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[24]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~40_combout\ : std_logic; +SIGNAL \inst3|Selector4~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Reading~q\ : std_logic; +SIGNAL \inst3|Selector74~0_combout\ : std_logic; +SIGNAL \inst3|data0[7]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[7]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[7]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[23]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic; +SIGNAL \inst3|memory~41_combout\ : std_logic; +SIGNAL \inst3|data0[6]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[6]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[6]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[22]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~42_combout\ : std_logic; +SIGNAL \inst3|data0[5]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[5]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[5]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[21]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~43_combout\ : std_logic; +SIGNAL \inst3|data0[4]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[4]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[4]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic; +SIGNAL \inst3|memory~44_combout\ : std_logic; +SIGNAL \inst3|data0[3]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[3]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[3]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic; +SIGNAL \inst3|memory~45_combout\ : std_logic; +SIGNAL \inst3|data0[2]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[2]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[2]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic; +SIGNAL \inst3|memory~46_combout\ : std_logic; +SIGNAL \inst3|data0[1]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[1]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[1]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic; +SIGNAL \inst3|memory~47_combout\ : std_logic; +SIGNAL \inst3|data0[0]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[0]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[0]~en_q\ : std_logic; SIGNAL \inst2|counter[0]~24_combout\ : std_logic; +SIGNAL \inst2|counter[13]~51\ : std_logic; +SIGNAL \inst2|counter[14]~52_combout\ : std_logic; +SIGNAL \inst2|counter[14]~53\ : std_logic; +SIGNAL \inst2|counter[15]~54_combout\ : std_logic; +SIGNAL \inst2|counter[15]~55\ : std_logic; +SIGNAL \inst2|counter[16]~56_combout\ : std_logic; +SIGNAL \inst2|counter[16]~57\ : std_logic; +SIGNAL \inst2|counter[17]~58_combout\ : std_logic; +SIGNAL \inst2|counter[17]~59\ : std_logic; +SIGNAL \inst2|counter[18]~60_combout\ : std_logic; +SIGNAL \inst2|counter[18]~61\ : std_logic; +SIGNAL \inst2|counter[19]~62_combout\ : std_logic; +SIGNAL \inst2|counter[19]~63\ : std_logic; +SIGNAL \inst2|counter[20]~64_combout\ : std_logic; +SIGNAL \inst2|counter[20]~65\ : std_logic; +SIGNAL \inst2|counter[21]~66_combout\ : std_logic; +SIGNAL \inst2|LessThan0~8_combout\ : std_logic; +SIGNAL \inst2|counter[21]~67\ : std_logic; +SIGNAL \inst2|counter[22]~68_combout\ : std_logic; +SIGNAL \inst2|counter[22]~69\ : std_logic; +SIGNAL \inst2|counter[23]~70_combout\ : std_logic; +SIGNAL \inst2|LessThan0~9_combout\ : std_logic; +SIGNAL \inst2|LessThan0~2_combout\ : std_logic; +SIGNAL \inst2|LessThan0~3_combout\ : std_logic; +SIGNAL \inst2|LessThan0~0_combout\ : std_logic; +SIGNAL \inst2|LessThan0~1_combout\ : std_logic; +SIGNAL \inst2|LessThan0~4_combout\ : std_logic; +SIGNAL \inst2|LessThan0~6_combout\ : std_logic; +SIGNAL \inst2|LessThan0~10_combout\ : std_logic; SIGNAL \inst2|counter[0]~25\ : std_logic; SIGNAL \inst2|counter[1]~26_combout\ : std_logic; SIGNAL \inst2|counter[1]~27\ : std_logic; @@ -143,153 +257,69 @@ SIGNAL \inst2|counter[11]~47\ : std_logic; SIGNAL \inst2|counter[12]~48_combout\ : std_logic; SIGNAL \inst2|counter[12]~49\ : std_logic; SIGNAL \inst2|counter[13]~50_combout\ : std_logic; -SIGNAL \inst2|counter[13]~51\ : std_logic; -SIGNAL \inst2|counter[14]~52_combout\ : std_logic; -SIGNAL \inst2|counter[14]~53\ : std_logic; -SIGNAL \inst2|counter[15]~54_combout\ : std_logic; -SIGNAL \inst2|counter[15]~55\ : std_logic; -SIGNAL \inst2|counter[16]~56_combout\ : std_logic; -SIGNAL \inst2|counter[16]~57\ : std_logic; -SIGNAL \inst2|counter[17]~58_combout\ : std_logic; -SIGNAL \inst2|LessThan0~0_combout\ : std_logic; -SIGNAL \inst2|counter[17]~59\ : std_logic; -SIGNAL \inst2|counter[18]~60_combout\ : std_logic; -SIGNAL \inst2|counter[18]~61\ : std_logic; -SIGNAL \inst2|counter[19]~62_combout\ : std_logic; -SIGNAL \inst2|counter[19]~63\ : std_logic; -SIGNAL \inst2|counter[20]~64_combout\ : std_logic; -SIGNAL \inst2|counter[20]~65\ : std_logic; -SIGNAL \inst2|counter[21]~66_combout\ : std_logic; -SIGNAL \inst2|counter[21]~67\ : std_logic; -SIGNAL \inst2|counter[22]~68_combout\ : std_logic; -SIGNAL \inst2|counter[22]~69\ : std_logic; -SIGNAL \inst2|counter[23]~70_combout\ : std_logic; -SIGNAL \inst2|LessThan0~1_combout\ : std_logic; -SIGNAL \inst2|LessThan0~2_combout\ : std_logic; SIGNAL \inst2|LessThan0~5_combout\ : std_logic; -SIGNAL \inst2|LessThan0~3_combout\ : std_logic; -SIGNAL \inst2|LessThan0~4_combout\ : std_logic; -SIGNAL \inst2|LessThan0~6_combout\ : std_logic; SIGNAL \inst2|LessThan0~7_combout\ : std_logic; -SIGNAL \inst2|LessThan0~8_combout\ : std_logic; SIGNAL \inst2|ledBuf~0_combout\ : std_logic; SIGNAL \inst2|ledBuf~q\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic; +SIGNAL \inst3|addr\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0_bypass\ : std_logic_vector(0 TO 24); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0); SIGNAL \inst2|counter\ : std_logic_vector(23 DOWNTO 0); -SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~q\ : std_logic; SIGNAL \inst2|ALT_INV_ledBuf~q\ : std_logic; BEGIN FPGA_LED_1 <= ww_FPGA_LED_1; ww_FPGA_CLK <= FPGA_CLK; -ww_Address <= Address; -ww_nOE <= nOE; +FPGA_LED_2 <= ww_FPGA_LED_2; +FPGA_LED_3 <= ww_FPGA_LED_3; ww_nWE <= nWE; +ww_nOE <= nOE; ww_nCE <= nCE; +ww_Address <= Address; ww_devoe <= devoe; ww_devclrn <= devclrn; ww_devpor <= devpor; +\inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \FPGA_CLK~input_o\); + +\inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(0); +\inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(1); +\inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(2); +\inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(3); +\inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(4); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Data[7]~input_o\ +& \Data[6]~input_o\ & \Data[5]~input_o\ & \Data[4]~input_o\ & \Data[3]~input_o\ & \Data[2]~input_o\ & \Data[1]~input_o\ & \Data[0]~input_o\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst3|addr\(7) & \inst3|addr\(6) & \inst3|addr\(5) & \inst3|addr\(4) & \inst3|addr\(3) & \inst3|addr\(2) & \inst3|addr\(1) & \inst3|addr\(0)); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst3|addr~7_combout\ & \inst3|addr~6_combout\ & \inst3|addr~5_combout\ & \inst3|addr~4_combout\ & \inst3|addr~3_combout\ & \inst3|addr~2_combout\ & \inst3|addr~1_combout\ & +\inst3|addr~0_combout\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0); +\inst3|memory_rtl_0|auto_generated|ram_block1a1\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1); +\inst3|memory_rtl_0|auto_generated|ram_block1a2\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2); +\inst3|memory_rtl_0|auto_generated|ram_block1a3\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3); +\inst3|memory_rtl_0|auto_generated|ram_block1a4\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4); +\inst3|memory_rtl_0|auto_generated|ram_block1a5\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5); +\inst3|memory_rtl_0|auto_generated|ram_block1a6\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6); +\inst3|memory_rtl_0|auto_generated|ram_block1a7\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7); + +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(1)); + +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(0)); + \FPGA_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FPGA_CLK~input_o\); -\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\; +\inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ <= NOT \inst3|stateMM0.Waiting~_wirecell_combout\; +\inst3|ALT_INV_stateMM0.Waiting~q\ <= NOT \inst3|stateMM0.Waiting~q\; \inst2|ALT_INV_ledBuf~q\ <= NOT \inst2|ledBuf~q\; --- Location: IOOBUF_X18_Y34_N2 -\Data[7]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[7]~output_o\); - --- Location: IOOBUF_X18_Y34_N23 -\Data[6]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[6]~output_o\); - --- Location: IOOBUF_X16_Y34_N2 -\Data[5]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[5]~output_o\); - --- Location: IOOBUF_X16_Y34_N16 -\Data[4]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[4]~output_o\); - --- Location: IOOBUF_X45_Y34_N9 -\Data[3]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[3]~output_o\); - --- Location: IOOBUF_X45_Y34_N16 -\Data[2]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[2]~output_o\); - --- Location: IOOBUF_X45_Y34_N23 -\Data[1]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[1]~output_o\); - --- Location: IOOBUF_X40_Y34_N9 -\Data[0]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[0]~output_o\); - -- Location: IOOBUF_X53_Y22_N2 \FPGA_LED_1~output\ : cycloneiii_io_obuf -- pragma translate_off @@ -300,7 +330,135 @@ GENERIC MAP ( PORT MAP ( i => \inst2|ALT_INV_ledBuf~q\, devoe => ww_devoe, - o => \FPGA_LED_1~output_o\); + o => ww_FPGA_LED_1); + +-- Location: IOOBUF_X53_Y23_N23 +\FPGA_LED_2~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_2); + +-- Location: IOOBUF_X53_Y23_N16 +\FPGA_LED_3~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_3); + +-- Location: IOOBUF_X18_Y34_N2 +\Data[7]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[7]~reg0_q\, + oe => \inst3|data0[7]~en_q\, + devoe => ww_devoe, + o => Data(7)); + +-- Location: IOOBUF_X18_Y34_N23 +\Data[6]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[6]~reg0_q\, + oe => \inst3|data0[6]~en_q\, + devoe => ww_devoe, + o => Data(6)); + +-- Location: IOOBUF_X16_Y34_N2 +\Data[5]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[5]~reg0_q\, + oe => \inst3|data0[5]~en_q\, + devoe => ww_devoe, + o => Data(5)); + +-- Location: IOOBUF_X16_Y34_N16 +\Data[4]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[4]~reg0_q\, + oe => \inst3|data0[4]~en_q\, + devoe => ww_devoe, + o => Data(4)); + +-- Location: IOOBUF_X45_Y34_N9 +\Data[3]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[3]~reg0_q\, + oe => \inst3|data0[3]~en_q\, + devoe => ww_devoe, + o => Data(3)); + +-- Location: IOOBUF_X45_Y34_N16 +\Data[2]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[2]~reg0_q\, + oe => \inst3|data0[2]~en_q\, + devoe => ww_devoe, + o => Data(2)); + +-- Location: IOOBUF_X45_Y34_N23 +\Data[1]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[1]~reg0_q\, + oe => \inst3|data0[1]~en_q\, + devoe => ww_devoe, + o => Data(1)); + +-- Location: IOOBUF_X40_Y34_N9 +\Data[0]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[0]~reg0_q\, + oe => \inst3|data0[0]~en_q\, + devoe => ww_devoe, + o => Data(0)); -- Location: IOIBUF_X0_Y16_N1 \FPGA_CLK~input\ : cycloneiii_io_ibuf @@ -313,7 +471,7 @@ PORT MAP ( i => ww_FPGA_CLK, o => \FPGA_CLK~input_o\); --- Location: CLKCTRL_G4 +-- Location: CLKCTRL_G2 \FPGA_CLK~inputclkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( @@ -326,7 +484,1858 @@ PORT MAP ( devpor => ww_devpor, outclk => \FPGA_CLK~inputclkctrl_outclk\); --- Location: LCCOMB_X51_Y14_N8 +-- Location: IOIBUF_X20_Y34_N15 +\nCE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nCE, + o => \nCE~input_o\); + +-- Location: IOIBUF_X7_Y34_N15 +\Address[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(5), + o => \Address[5]~input_o\); + +-- Location: FF_X27_Y29_N31 +\inst3|ce0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nCE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|ce0Prev~q\); + +-- Location: LCCOMB_X34_Y24_N26 +\inst3|addr~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~5_combout\ = (!\nCE~input_o\ & (\Address[5]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[5]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~5_combout\); + +-- Location: LCCOMB_X32_Y23_N12 +\inst3|memory_rtl_0_bypass[12]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[12]~feeder_combout\ = \inst3|addr~5_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~5_combout\, + combout => \inst3|memory_rtl_0_bypass[12]~feeder_combout\); + +-- Location: IOIBUF_X20_Y34_N8 +\nWE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nWE, + o => \nWE~input_o\); + +-- Location: FF_X27_Y29_N21 +\inst3|we0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nWE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|we0Prev~q\); + +-- Location: IOIBUF_X20_Y34_N1 +\nOE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nOE, + o => \nOE~input_o\); + +-- Location: LCCOMB_X27_Y29_N14 +\inst3|Selector3~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~3_combout\ = (\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector3~3_combout\); + +-- Location: LCCOMB_X27_Y29_N30 +\inst3|Selector3~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~2_combout\ = (\inst3|stateMM0.Waiting~q\ & (((\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011101000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Waiting~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector3~2_combout\); + +-- Location: FF_X27_Y29_N15 +\inst3|stateMM0.Writing\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector3~3_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Writing~q\); + +-- Location: LCCOMB_X27_Y29_N20 +\inst3|memory~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~48_combout\ = (!\nWE~input_o\ & (\inst3|we0Prev~q\ & \inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nWE~input_o\, + datac => \inst3|we0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|memory~48_combout\); + +-- Location: FF_X27_Y29_N25 +\inst3|oe0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nOE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|oe0Prev~q\); + +-- Location: LCCOMB_X27_Y29_N24 +\inst3|Selector3~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~0_combout\ = (\nOE~input_o\ & (!\inst3|oe0Prev~q\ & !\inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datac => \inst3|oe0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|Selector3~0_combout\); + +-- Location: LCCOMB_X27_Y29_N2 +\inst3|Selector3~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~1_combout\ = (\inst3|memory~48_combout\) # ((\nCE~input_o\) # (\inst3|Selector3~0_combout\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111101110", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~48_combout\, + datab => \nCE~input_o\, + datad => \inst3|Selector3~0_combout\, + combout => \inst3|Selector3~1_combout\); + +-- Location: LCCOMB_X27_Y29_N8 +\inst3|Selector2~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector2~0_combout\ = (\inst3|stateMM0.Waiting~q\ & (((!\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (\inst3|ce0Prev~q\ & (!\nCE~input_o\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000001011110010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \inst3|stateMM0.Waiting~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector2~0_combout\); + +-- Location: FF_X27_Y29_N9 +\inst3|stateMM0.Waiting\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector2~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Waiting~q\); + +-- Location: FF_X32_Y23_N13 +\inst3|memory_rtl_0_bypass[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[12]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(12)); + +-- Location: FF_X34_Y24_N27 +\inst3|addr[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~5_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(5)); + +-- Location: LCCOMB_X32_Y23_N2 +\inst3|memory_rtl_0_bypass[11]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[11]~feeder_combout\ = \inst3|addr\(5) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(5), + combout => \inst3|memory_rtl_0_bypass[11]~feeder_combout\); + +-- Location: FF_X32_Y23_N3 +\inst3|memory_rtl_0_bypass[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[11]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(11)); + +-- Location: IOIBUF_X14_Y34_N22 +\Address[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(4), + o => \Address[4]~input_o\); + +-- Location: LCCOMB_X34_Y24_N0 +\inst3|addr~4\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~4_combout\ = (!\nCE~input_o\ & (\Address[4]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[4]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~4_combout\); + +-- Location: FF_X32_Y23_N7 +\inst3|memory_rtl_0_bypass[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~4_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(10)); + +-- Location: FF_X34_Y24_N1 +\inst3|addr[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~4_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(4)); + +-- Location: FF_X32_Y23_N1 +\inst3|memory_rtl_0_bypass[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(4), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(9)); + +-- Location: LCCOMB_X32_Y23_N6 +\inst3|memory~37\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~37_combout\ = (\inst3|memory_rtl_0_bypass\(12) & (\inst3|memory_rtl_0_bypass\(11) & (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) # (!\inst3|memory_rtl_0_bypass\(12) & (!\inst3|memory_rtl_0_bypass\(11) & +-- (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1001000000001001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(12), + datab => \inst3|memory_rtl_0_bypass\(11), + datac => \inst3|memory_rtl_0_bypass\(10), + datad => \inst3|memory_rtl_0_bypass\(9), + combout => \inst3|memory~37_combout\); + +-- Location: IOIBUF_X7_Y34_N8 +\Address[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(2), + o => \Address[2]~input_o\); + +-- Location: LCCOMB_X34_Y24_N12 +\inst3|addr~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~2_combout\ = (!\nCE~input_o\ & (\Address[2]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[2]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~2_combout\); + +-- Location: LCCOMB_X34_Y24_N14 +\inst3|memory_rtl_0_bypass[6]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[6]~feeder_combout\ = \inst3|addr~2_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~2_combout\, + combout => \inst3|memory_rtl_0_bypass[6]~feeder_combout\); + +-- Location: FF_X34_Y24_N15 +\inst3|memory_rtl_0_bypass[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[6]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(6)); + +-- Location: IOIBUF_X7_Y34_N1 +\Address[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(3), + o => \Address[3]~input_o\); + +-- Location: LCCOMB_X34_Y24_N30 +\inst3|addr~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~3_combout\ = (\inst3|ce0Prev~q\ & (\Address[3]~input_o\ & !\nCE~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000010001000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \Address[3]~input_o\, + datad => \nCE~input_o\, + combout => \inst3|addr~3_combout\); + +-- Location: FF_X34_Y24_N31 +\inst3|addr[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~3_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(3)); + +-- Location: FF_X27_Y29_N1 +\inst3|memory_rtl_0_bypass[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(3), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(7)); + +-- Location: FF_X34_Y24_N13 +\inst3|addr[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~2_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(2)); + +-- Location: FF_X27_Y29_N23 +\inst3|memory_rtl_0_bypass[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(2), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(5)); + +-- Location: FF_X34_Y24_N5 +\inst3|memory_rtl_0_bypass[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~3_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(8)); + +-- Location: LCCOMB_X27_Y29_N22 +\inst3|memory~35\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~35_combout\ = (\inst3|memory_rtl_0_bypass\(6) & (\inst3|memory_rtl_0_bypass\(5) & (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) # (!\inst3|memory_rtl_0_bypass\(6) & (!\inst3|memory_rtl_0_bypass\(5) & +-- (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(6), + datab => \inst3|memory_rtl_0_bypass\(7), + datac => \inst3|memory_rtl_0_bypass\(5), + datad => \inst3|memory_rtl_0_bypass\(8), + combout => \inst3|memory~35_combout\); + +-- Location: IOIBUF_X38_Y34_N15 +\Address[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(0), + o => \Address[0]~input_o\); + +-- Location: LCCOMB_X34_Y24_N24 +\inst3|addr~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~0_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[0]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \Address[0]~input_o\, + combout => \inst3|addr~0_combout\); + +-- Location: LCCOMB_X34_Y24_N18 +\inst3|memory_rtl_0_bypass[2]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[2]~feeder_combout\ = \inst3|addr~0_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~0_combout\, + combout => \inst3|memory_rtl_0_bypass[2]~feeder_combout\); + +-- Location: FF_X34_Y24_N19 +\inst3|memory_rtl_0_bypass[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[2]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(2)); + +-- Location: IOIBUF_X14_Y34_N15 +\Address[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(1), + o => \Address[1]~input_o\); + +-- Location: LCCOMB_X34_Y24_N2 +\inst3|addr~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~1_combout\ = (\Address[1]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[1]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~1_combout\); + +-- Location: FF_X34_Y24_N3 +\inst3|addr[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~1_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(1)); + +-- Location: FF_X27_Y29_N29 +\inst3|memory_rtl_0_bypass[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(1), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(3)); + +-- Location: FF_X34_Y24_N25 +\inst3|addr[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~0_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(0)); + +-- Location: FF_X27_Y29_N11 +\inst3|memory_rtl_0_bypass[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(0), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(1)); + +-- Location: LCCOMB_X34_Y24_N16 +\inst3|memory_rtl_0_bypass[4]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[4]~feeder_combout\ = \inst3|addr~1_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~1_combout\, + combout => \inst3|memory_rtl_0_bypass[4]~feeder_combout\); + +-- Location: FF_X34_Y24_N17 +\inst3|memory_rtl_0_bypass[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[4]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(4)); + +-- Location: LCCOMB_X27_Y29_N10 +\inst3|memory~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~34_combout\ = (\inst3|memory_rtl_0_bypass\(2) & (\inst3|memory_rtl_0_bypass\(1) & (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) # (!\inst3|memory_rtl_0_bypass\(2) & (!\inst3|memory_rtl_0_bypass\(1) & +-- (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(2), + datab => \inst3|memory_rtl_0_bypass\(3), + datac => \inst3|memory_rtl_0_bypass\(1), + datad => \inst3|memory_rtl_0_bypass\(4), + combout => \inst3|memory~34_combout\); + +-- Location: LCCOMB_X27_Y29_N18 +\inst3|memory~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~36_combout\ = (\inst3|memory~35_combout\ & \inst3|memory~34_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst3|memory~35_combout\, + datad => \inst3|memory~34_combout\, + combout => \inst3|memory~36_combout\); + +-- Location: FF_X27_Y29_N17 +\inst3|memory_rtl_0_bypass[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|memory~48_combout\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(0)); + +-- Location: IOIBUF_X38_Y34_N1 +\Address[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(7), + o => \Address[7]~input_o\); + +-- Location: LCCOMB_X34_Y24_N22 +\inst3|addr~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~7_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[7]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datad => \Address[7]~input_o\, + combout => \inst3|addr~7_combout\); + +-- Location: FF_X34_Y24_N23 +\inst3|addr[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~7_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(7)); + +-- Location: FF_X34_Y24_N11 +\inst3|memory_rtl_0_bypass[15]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(7), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(15)); + +-- Location: IOIBUF_X14_Y34_N8 +\Address[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(6), + o => \Address[6]~input_o\); + +-- Location: LCCOMB_X34_Y24_N20 +\inst3|addr~6\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~6_combout\ = (\Address[6]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[6]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~6_combout\); + +-- Location: FF_X34_Y24_N21 +\inst3|addr[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~6_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(6)); + +-- Location: LCCOMB_X34_Y24_N8 +\inst3|memory_rtl_0_bypass[13]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[13]~feeder_combout\ = \inst3|addr\(6) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(6), + combout => \inst3|memory_rtl_0_bypass[13]~feeder_combout\); + +-- Location: FF_X34_Y24_N9 +\inst3|memory_rtl_0_bypass[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[13]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(13)); + +-- Location: FF_X34_Y24_N7 +\inst3|memory_rtl_0_bypass[14]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~6_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(14)); + +-- Location: LCCOMB_X34_Y24_N28 +\inst3|memory_rtl_0_bypass[16]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[16]~feeder_combout\ = \inst3|addr~7_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~7_combout\, + combout => \inst3|memory_rtl_0_bypass[16]~feeder_combout\); + +-- Location: FF_X34_Y24_N29 +\inst3|memory_rtl_0_bypass[16]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[16]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(16)); + +-- Location: LCCOMB_X34_Y24_N6 +\inst3|memory~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~38_combout\ = (\inst3|memory_rtl_0_bypass\(15) & (\inst3|memory_rtl_0_bypass\(16) & (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) # (!\inst3|memory_rtl_0_bypass\(15) & (!\inst3|memory_rtl_0_bypass\(16) & +-- (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000001001000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(15), + datab => \inst3|memory_rtl_0_bypass\(13), + datac => \inst3|memory_rtl_0_bypass\(14), + datad => \inst3|memory_rtl_0_bypass\(16), + combout => \inst3|memory~38_combout\); + +-- Location: LCCOMB_X27_Y29_N16 +\inst3|memory~39\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~39_combout\ = (\inst3|memory~37_combout\ & (\inst3|memory~36_combout\ & (\inst3|memory_rtl_0_bypass\(0) & \inst3|memory~38_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~37_combout\, + datab => \inst3|memory~36_combout\, + datac => \inst3|memory_rtl_0_bypass\(0), + datad => \inst3|memory~38_combout\, + combout => \inst3|memory~39_combout\); + +-- Location: LCCOMB_X35_Y33_N24 +\inst3|stateMM0.Waiting~_wirecell\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|stateMM0.Waiting~_wirecell_combout\ = !\inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000011111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|stateMM0.Waiting~_wirecell_combout\); + +-- Location: IOIBUF_X40_Y34_N8 +\Data[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(0), + o => \Data[0]~input_o\); + +-- Location: IOIBUF_X45_Y34_N22 +\Data[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(1), + o => \Data[1]~input_o\); + +-- Location: IOIBUF_X45_Y34_N15 +\Data[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(2), + o => \Data[2]~input_o\); + +-- Location: IOIBUF_X45_Y34_N8 +\Data[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(3), + o => \Data[3]~input_o\); + +-- Location: IOIBUF_X16_Y34_N15 +\Data[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(4), + o => \Data[4]~input_o\); + +-- Location: IOIBUF_X16_Y34_N1 +\Data[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(5), + o => \Data[5]~input_o\); + +-- Location: IOIBUF_X18_Y34_N22 +\Data[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(6), + o => \Data[6]~input_o\); + +-- Location: IOIBUF_X18_Y34_N1 +\Data[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(7), + o => \Data[7]~input_o\); + +-- Location: M9K_X33_Y29_N0 +\inst3|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block +-- pragma translate_off +GENERIC MAP ( + data_interleave_offset_in_bits => 1, + data_interleave_width_in_bits => 1, + logical_ram_name => "RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM", + mixed_port_feed_through_mode => "old", + operation_mode => "dual_port", + port_a_address_clear => "none", + port_a_address_width => 8, + port_a_byte_enable_clock => "none", + port_a_data_out_clear => "none", + port_a_data_out_clock => "none", + port_a_data_width => 36, + port_a_first_address => 0, + port_a_first_bit_number => 0, + port_a_last_address => 255, + port_a_logical_ram_depth => 256, + port_a_logical_ram_width => 8, + port_a_read_during_write_mode => "new_data_with_nbe_read", + port_b_address_clear => "none", + port_b_address_clock => "clock0", + port_b_address_width => 8, + port_b_data_out_clear => "none", + port_b_data_out_clock => "none", + port_b_data_width => 36, + port_b_first_address => 0, + port_b_first_bit_number => 0, + port_b_last_address => 255, + port_b_logical_ram_depth => 256, + port_b_logical_ram_width => 8, + port_b_read_during_write_mode => "new_data_with_nbe_read", + port_b_read_enable_clock => "clock0", + ram_block_type => "M9K") +-- pragma translate_on +PORT MAP ( + portawe => \inst3|memory~48_combout\, + portbre => VCC, + portbaddrstall => \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\, + clk0 => \FPGA_CLK~inputclkctrl_outclk\, + portadatain => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\, + portaaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\, + portbaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + portbdataout => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\); + +-- Location: LCCOMB_X35_Y29_N24 +\inst3|memory_rtl_0_bypass[24]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[24]~feeder_combout\ = \Data[7]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[7]~input_o\, + combout => \inst3|memory_rtl_0_bypass[24]~feeder_combout\); + +-- Location: FF_X35_Y29_N25 +\inst3|memory_rtl_0_bypass[24]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[24]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(24)); + +-- Location: LCCOMB_X35_Y29_N0 +\inst3|memory~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~40_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(24)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a7\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a7\, + datad => \inst3|memory_rtl_0_bypass\(24), + combout => \inst3|memory~40_combout\); + +-- Location: LCCOMB_X27_Y29_N12 +\inst3|Selector4~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector4~0_combout\ = (!\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector4~0_combout\); + +-- Location: FF_X27_Y29_N13 +\inst3|stateMM0.Reading\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector4~0_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Reading~q\); + +-- Location: LCCOMB_X27_Y29_N26 +\inst3|Selector74~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector74~0_combout\ = (\inst3|stateMM0.Reading~q\) # ((!\inst3|stateMM0.Waiting~q\ & ((\nCE~input_o\) # (!\inst3|ce0Prev~q\)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010101011101111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Reading~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector74~0_combout\); + +-- Location: FF_X35_Y29_N1 +\inst3|data0[7]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~40_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N16 +\inst3|data0[7]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[7]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[7]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N17 +\inst3|data0[7]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[7]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~en_q\); + +-- Location: LCCOMB_X35_Y29_N26 +\inst3|memory_rtl_0_bypass[23]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[23]~feeder_combout\ = \Data[6]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[6]~input_o\, + combout => \inst3|memory_rtl_0_bypass[23]~feeder_combout\); + +-- Location: FF_X35_Y29_N27 +\inst3|memory_rtl_0_bypass[23]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[23]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(23)); + +-- Location: LCCOMB_X35_Y29_N18 +\inst3|memory~41\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~41_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(23))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a6\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(23), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a6\, + combout => \inst3|memory~41_combout\); + +-- Location: FF_X35_Y29_N19 +\inst3|data0[6]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~41_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N18 +\inst3|data0[6]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[6]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[6]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N19 +\inst3|data0[6]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[6]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~en_q\); + +-- Location: LCCOMB_X35_Y29_N28 +\inst3|memory_rtl_0_bypass[22]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[22]~feeder_combout\ = \Data[5]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[5]~input_o\, + combout => \inst3|memory_rtl_0_bypass[22]~feeder_combout\); + +-- Location: FF_X35_Y29_N29 +\inst3|memory_rtl_0_bypass[22]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[22]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(22)); + +-- Location: LCCOMB_X35_Y29_N20 +\inst3|memory~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~42_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(22)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a5\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111101000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a5\, + datac => \inst3|memory~39_combout\, + datad => \inst3|memory_rtl_0_bypass\(22), + combout => \inst3|memory~42_combout\); + +-- Location: FF_X35_Y29_N21 +\inst3|data0[5]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~42_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N4 +\inst3|data0[5]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[5]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[5]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N5 +\inst3|data0[5]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[5]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~en_q\); + +-- Location: LCCOMB_X35_Y29_N14 +\inst3|memory_rtl_0_bypass[21]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[21]~feeder_combout\ = \Data[4]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[4]~input_o\, + combout => \inst3|memory_rtl_0_bypass[21]~feeder_combout\); + +-- Location: FF_X35_Y29_N15 +\inst3|memory_rtl_0_bypass[21]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[21]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(21)); + +-- Location: LCCOMB_X35_Y29_N30 +\inst3|memory~43\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~43_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(21)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a4\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1110001011100010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a4\, + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(21), + combout => \inst3|memory~43_combout\); + +-- Location: FF_X35_Y29_N31 +\inst3|data0[4]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~43_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N6 +\inst3|data0[4]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[4]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[4]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N7 +\inst3|data0[4]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[4]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~en_q\); + +-- Location: FF_X35_Y29_N9 +\inst3|memory_rtl_0_bypass[20]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[3]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(20)); + +-- Location: LCCOMB_X35_Y29_N16 +\inst3|memory~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~44_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(20))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a3\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111001111000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(20), + datad => \inst3|memory_rtl_0|auto_generated|ram_block1a3\, + combout => \inst3|memory~44_combout\); + +-- Location: FF_X35_Y29_N17 +\inst3|data0[3]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~44_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N8 +\inst3|data0[3]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[3]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[3]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N9 +\inst3|data0[3]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[3]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~en_q\); + +-- Location: FF_X35_Y29_N11 +\inst3|memory_rtl_0_bypass[19]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[2]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(19)); + +-- Location: LCCOMB_X35_Y29_N2 +\inst3|memory~45\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~45_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(19)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a2\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a2\, + datad => \inst3|memory_rtl_0_bypass\(19), + combout => \inst3|memory~45_combout\); + +-- Location: FF_X35_Y29_N3 +\inst3|data0[2]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~45_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N2 +\inst3|data0[2]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[2]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[2]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N3 +\inst3|data0[2]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[2]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~en_q\); + +-- Location: FF_X35_Y29_N13 +\inst3|memory_rtl_0_bypass[18]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[1]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(18)); + +-- Location: LCCOMB_X35_Y29_N4 +\inst3|memory~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~46_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(18)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a1\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a1\, + datad => \inst3|memory_rtl_0_bypass\(18), + combout => \inst3|memory~46_combout\); + +-- Location: FF_X35_Y29_N5 +\inst3|data0[1]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~46_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N20 +\inst3|data0[1]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[1]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[1]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N21 +\inst3|data0[1]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[1]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~en_q\); + +-- Location: FF_X35_Y29_N23 +\inst3|memory_rtl_0_bypass[17]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[0]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(17)); + +-- Location: LCCOMB_X35_Y29_N6 +\inst3|memory~47\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~47_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(17))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(17), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\, + combout => \inst3|memory~47_combout\); + +-- Location: FF_X35_Y29_N7 +\inst3|data0[0]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~47_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N22 +\inst3|data0[0]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[0]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[0]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N23 +\inst3|data0[0]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[0]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~en_q\); + +-- Location: LCCOMB_X26_Y29_N8 \inst2|counter[0]~24\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[0]~24_combout\ = \inst2|counter\(0) $ (VCC) @@ -334,427 +2343,16 @@ PORT MAP ( -- pragma translate_off GENERIC MAP ( - lut_mask => "0101010110101010", + lut_mask => "0011001111001100", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(0), + datab => \inst2|counter\(0), datad => VCC, combout => \inst2|counter[0]~24_combout\, cout => \inst2|counter[0]~25\); --- Location: FF_X51_Y14_N9 -\inst2|counter[0]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[0]~24_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(0)); - --- Location: LCCOMB_X51_Y14_N10 -\inst2|counter[1]~26\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) --- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(1), - datad => VCC, - cin => \inst2|counter[0]~25\, - combout => \inst2|counter[1]~26_combout\, - cout => \inst2|counter[1]~27\); - --- Location: FF_X51_Y14_N11 -\inst2|counter[1]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[1]~26_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(1)); - --- Location: LCCOMB_X51_Y14_N12 -\inst2|counter[2]~28\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) --- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(2), - datad => VCC, - cin => \inst2|counter[1]~27\, - combout => \inst2|counter[2]~28_combout\, - cout => \inst2|counter[2]~29\); - --- Location: FF_X51_Y14_N13 -\inst2|counter[2]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[2]~28_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(2)); - --- Location: LCCOMB_X51_Y14_N14 -\inst2|counter[3]~30\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) --- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(3), - datad => VCC, - cin => \inst2|counter[2]~29\, - combout => \inst2|counter[3]~30_combout\, - cout => \inst2|counter[3]~31\); - --- Location: FF_X51_Y14_N15 -\inst2|counter[3]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[3]~30_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(3)); - --- Location: LCCOMB_X51_Y14_N16 -\inst2|counter[4]~32\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) --- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1010010100001010", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(4), - datad => VCC, - cin => \inst2|counter[3]~31\, - combout => \inst2|counter[4]~32_combout\, - cout => \inst2|counter[4]~33\); - --- Location: FF_X51_Y14_N17 -\inst2|counter[4]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[4]~32_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(4)); - --- Location: LCCOMB_X51_Y14_N18 -\inst2|counter[5]~34\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) --- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(5), - datad => VCC, - cin => \inst2|counter[4]~33\, - combout => \inst2|counter[5]~34_combout\, - cout => \inst2|counter[5]~35\); - --- Location: FF_X51_Y14_N19 -\inst2|counter[5]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[5]~34_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(5)); - --- Location: LCCOMB_X51_Y14_N20 -\inst2|counter[6]~36\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) --- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(6), - datad => VCC, - cin => \inst2|counter[5]~35\, - combout => \inst2|counter[6]~36_combout\, - cout => \inst2|counter[6]~37\); - --- Location: FF_X51_Y14_N21 -\inst2|counter[6]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[6]~36_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(6)); - --- Location: LCCOMB_X51_Y14_N22 -\inst2|counter[7]~38\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) --- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(7), - datad => VCC, - cin => \inst2|counter[6]~37\, - combout => \inst2|counter[7]~38_combout\, - cout => \inst2|counter[7]~39\); - --- Location: FF_X51_Y14_N23 -\inst2|counter[7]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[7]~38_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(7)); - --- Location: LCCOMB_X51_Y14_N24 -\inst2|counter[8]~40\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) --- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(8), - datad => VCC, - cin => \inst2|counter[7]~39\, - combout => \inst2|counter[8]~40_combout\, - cout => \inst2|counter[8]~41\); - --- Location: FF_X51_Y14_N25 -\inst2|counter[8]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[8]~40_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(8)); - --- Location: LCCOMB_X51_Y14_N26 -\inst2|counter[9]~42\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) --- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(9), - datad => VCC, - cin => \inst2|counter[8]~41\, - combout => \inst2|counter[9]~42_combout\, - cout => \inst2|counter[9]~43\); - --- Location: FF_X51_Y14_N27 -\inst2|counter[9]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[9]~42_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(9)); - --- Location: LCCOMB_X51_Y14_N28 -\inst2|counter[10]~44\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) --- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(10), - datad => VCC, - cin => \inst2|counter[9]~43\, - combout => \inst2|counter[10]~44_combout\, - cout => \inst2|counter[10]~45\); - --- Location: FF_X51_Y14_N29 -\inst2|counter[10]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[10]~44_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(10)); - --- Location: LCCOMB_X51_Y14_N30 -\inst2|counter[11]~46\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) --- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(11), - datad => VCC, - cin => \inst2|counter[10]~45\, - combout => \inst2|counter[11]~46_combout\, - cout => \inst2|counter[11]~47\); - --- Location: FF_X51_Y14_N31 -\inst2|counter[11]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[11]~46_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(11)); - --- Location: LCCOMB_X51_Y13_N0 -\inst2|counter[12]~48\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) --- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(12), - datad => VCC, - cin => \inst2|counter[11]~47\, - combout => \inst2|counter[12]~48_combout\, - cout => \inst2|counter[12]~49\); - --- Location: FF_X51_Y13_N1 -\inst2|counter[12]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[12]~48_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(12)); - --- Location: LCCOMB_X51_Y13_N2 +-- Location: LCCOMB_X26_Y28_N2 \inst2|counter[13]~50\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[13]~50_combout\ = (\inst2|counter\(13) & (!\inst2|counter[12]~49\)) # (!\inst2|counter\(13) & ((\inst2|counter[12]~49\) # (GND))) @@ -772,22 +2370,7 @@ PORT MAP ( combout => \inst2|counter[13]~50_combout\, cout => \inst2|counter[13]~51\); --- Location: FF_X51_Y13_N3 -\inst2|counter[13]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[13]~50_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(13)); - --- Location: LCCOMB_X51_Y13_N4 +-- Location: LCCOMB_X26_Y28_N4 \inst2|counter[14]~52\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[14]~52_combout\ = (\inst2|counter\(14) & (\inst2|counter[13]~51\ $ (GND))) # (!\inst2|counter\(14) & (!\inst2|counter[13]~51\ & VCC)) @@ -805,7 +2388,7 @@ PORT MAP ( combout => \inst2|counter[14]~52_combout\, cout => \inst2|counter[14]~53\); --- Location: FF_X51_Y13_N5 +-- Location: FF_X26_Y28_N5 \inst2|counter[14]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -815,12 +2398,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[14]~52_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(14)); --- Location: LCCOMB_X51_Y13_N6 +-- Location: LCCOMB_X26_Y28_N6 \inst2|counter[15]~54\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[15]~54_combout\ = (\inst2|counter\(15) & (!\inst2|counter[14]~53\)) # (!\inst2|counter\(15) & ((\inst2|counter[14]~53\) # (GND))) @@ -838,7 +2421,7 @@ PORT MAP ( combout => \inst2|counter[15]~54_combout\, cout => \inst2|counter[15]~55\); --- Location: FF_X51_Y13_N7 +-- Location: FF_X26_Y28_N7 \inst2|counter[15]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -848,12 +2431,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[15]~54_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(15)); --- Location: LCCOMB_X51_Y13_N8 +-- Location: LCCOMB_X26_Y28_N8 \inst2|counter[16]~56\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[16]~56_combout\ = (\inst2|counter\(16) & (\inst2|counter[15]~55\ $ (GND))) # (!\inst2|counter\(16) & (!\inst2|counter[15]~55\ & VCC)) @@ -871,7 +2454,7 @@ PORT MAP ( combout => \inst2|counter[16]~56_combout\, cout => \inst2|counter[16]~57\); --- Location: FF_X51_Y13_N9 +-- Location: FF_X26_Y28_N9 \inst2|counter[16]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -881,12 +2464,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[16]~56_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(16)); --- Location: LCCOMB_X51_Y13_N10 +-- Location: LCCOMB_X26_Y28_N10 \inst2|counter[17]~58\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[17]~58_combout\ = (\inst2|counter\(17) & (!\inst2|counter[16]~57\)) # (!\inst2|counter\(17) & ((\inst2|counter[16]~57\) # (GND))) @@ -904,7 +2487,7 @@ PORT MAP ( combout => \inst2|counter[17]~58_combout\, cout => \inst2|counter[17]~59\); --- Location: FF_X51_Y13_N11 +-- Location: FF_X26_Y28_N11 \inst2|counter[17]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -914,29 +2497,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[17]~58_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(17)); --- Location: LCCOMB_X50_Y13_N20 -\inst2|LessThan0~0\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~0_combout\ = ((!\inst2|counter\(15) & (!\inst2|counter\(16) & !\inst2|counter\(14)))) # (!\inst2|counter\(17)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0000111100011111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|counter\(16), - datac => \inst2|counter\(17), - datad => \inst2|counter\(14), - combout => \inst2|LessThan0~0_combout\); - --- Location: LCCOMB_X51_Y13_N12 +-- Location: LCCOMB_X26_Y28_N12 \inst2|counter[18]~60\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[18]~60_combout\ = (\inst2|counter\(18) & (\inst2|counter[17]~59\ $ (GND))) # (!\inst2|counter\(18) & (!\inst2|counter[17]~59\ & VCC)) @@ -954,7 +2520,7 @@ PORT MAP ( combout => \inst2|counter[18]~60_combout\, cout => \inst2|counter[18]~61\); --- Location: FF_X51_Y13_N13 +-- Location: FF_X26_Y28_N13 \inst2|counter[18]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -964,12 +2530,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[18]~60_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(18)); --- Location: LCCOMB_X51_Y13_N14 +-- Location: LCCOMB_X26_Y28_N14 \inst2|counter[19]~62\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[19]~62_combout\ = (\inst2|counter\(19) & (!\inst2|counter[18]~61\)) # (!\inst2|counter\(19) & ((\inst2|counter[18]~61\) # (GND))) @@ -987,7 +2553,7 @@ PORT MAP ( combout => \inst2|counter[19]~62_combout\, cout => \inst2|counter[19]~63\); --- Location: FF_X51_Y13_N15 +-- Location: FF_X26_Y28_N15 \inst2|counter[19]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -997,12 +2563,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[19]~62_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(19)); --- Location: LCCOMB_X51_Y13_N16 +-- Location: LCCOMB_X26_Y28_N16 \inst2|counter[20]~64\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[20]~64_combout\ = (\inst2|counter\(20) & (\inst2|counter[19]~63\ $ (GND))) # (!\inst2|counter\(20) & (!\inst2|counter[19]~63\ & VCC)) @@ -1020,7 +2586,7 @@ PORT MAP ( combout => \inst2|counter[20]~64_combout\, cout => \inst2|counter[20]~65\); --- Location: FF_X51_Y13_N17 +-- Location: FF_X26_Y28_N17 \inst2|counter[20]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1030,12 +2596,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[20]~64_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(20)); --- Location: LCCOMB_X51_Y13_N18 +-- Location: LCCOMB_X26_Y28_N18 \inst2|counter[21]~66\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[21]~66_combout\ = (\inst2|counter\(21) & (!\inst2|counter[20]~65\)) # (!\inst2|counter\(21) & ((\inst2|counter[20]~65\) # (GND))) @@ -1053,7 +2619,7 @@ PORT MAP ( combout => \inst2|counter[21]~66_combout\, cout => \inst2|counter[21]~67\); --- Location: FF_X51_Y13_N19 +-- Location: FF_X26_Y28_N19 \inst2|counter[21]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1063,12 +2629,29 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[21]~66_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(21)); --- Location: LCCOMB_X51_Y13_N20 +-- Location: LCCOMB_X26_Y28_N26 +\inst2|LessThan0~8\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~8_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0111111111111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(18), + datab => \inst2|counter\(20), + datac => \inst2|counter\(19), + datad => \inst2|counter\(21), + combout => \inst2|LessThan0~8_combout\); + +-- Location: LCCOMB_X26_Y28_N20 \inst2|counter[22]~68\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[22]~68_combout\ = (\inst2|counter\(22) & (\inst2|counter[21]~67\ $ (GND))) # (!\inst2|counter\(22) & (!\inst2|counter[21]~67\ & VCC)) @@ -1086,7 +2669,7 @@ PORT MAP ( combout => \inst2|counter[22]~68_combout\, cout => \inst2|counter[22]~69\); --- Location: FF_X51_Y13_N21 +-- Location: FF_X26_Y28_N21 \inst2|counter[22]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1096,12 +2679,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[22]~68_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(22)); --- Location: LCCOMB_X51_Y13_N22 +-- Location: LCCOMB_X26_Y28_N22 \inst2|counter[23]~70\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[23]~70_combout\ = \inst2|counter\(23) $ (\inst2|counter[22]~69\) @@ -1116,7 +2699,7 @@ PORT MAP ( cin => \inst2|counter[22]~69\, combout => \inst2|counter[23]~70_combout\); --- Location: FF_X51_Y13_N23 +-- Location: FF_X26_Y28_N23 \inst2|counter[23]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1126,48 +2709,31 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[23]~70_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(23)); --- Location: LCCOMB_X51_Y13_N24 -\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N28 +\inst2|LessThan0~9\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~1_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) +-- \inst2|LessThan0~9_combout\ = (\inst2|LessThan0~8_combout\) # ((!\inst2|counter\(22)) # (!\inst2|counter\(23))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0111111111111111", + lut_mask => "1010111111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(18), - datab => \inst2|counter\(20), - datac => \inst2|counter\(19), - datad => \inst2|counter\(21), - combout => \inst2|LessThan0~1_combout\); + dataa => \inst2|LessThan0~8_combout\, + datac => \inst2|counter\(23), + datad => \inst2|counter\(22), + combout => \inst2|LessThan0~9_combout\); --- Location: LCCOMB_X51_Y13_N30 +-- Location: LCCOMB_X25_Y23_N18 \inst2|LessThan0~2\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~2_combout\ = ((\inst2|LessThan0~1_combout\) # (!\inst2|counter\(23))) # (!\inst2|counter\(22)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111111100111111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(22), - datac => \inst2|counter\(23), - datad => \inst2|LessThan0~1_combout\, - combout => \inst2|LessThan0~2_combout\); - --- Location: LCCOMB_X51_Y14_N4 -\inst2|LessThan0~5\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(9) & (!\inst2|counter\(8) & (!\inst2|counter\(7) & !\inst2|counter\(10)))) +-- \inst2|LessThan0~2_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(16) & (!\inst2|counter\(15) & !\inst2|counter\(6)))) -- pragma translate_off GENERIC MAP ( @@ -1175,113 +2741,590 @@ GENERIC MAP ( sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(9), - datab => \inst2|counter\(8), - datac => \inst2|counter\(7), - datad => \inst2|counter\(10), - combout => \inst2|LessThan0~5_combout\); + dataa => \inst2|counter\(13), + datab => \inst2|counter\(16), + datac => \inst2|counter\(15), + datad => \inst2|counter\(6), + combout => \inst2|LessThan0~2_combout\); --- Location: LCCOMB_X51_Y14_N0 +-- Location: LCCOMB_X26_Y29_N4 \inst2|LessThan0~3\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(2) & (!\inst2|counter\(4) & ((!\inst2|counter\(1)) # (!\inst2|counter\(0))))) +-- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(7) & (!\inst2|counter\(10) & (!\inst2|counter\(9) & !\inst2|counter\(8)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0000000100010001", + lut_mask => "0000000000000001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(2), - datab => \inst2|counter\(4), - datac => \inst2|counter\(0), - datad => \inst2|counter\(1), + dataa => \inst2|counter\(7), + datab => \inst2|counter\(10), + datac => \inst2|counter\(9), + datad => \inst2|counter\(8), combout => \inst2|LessThan0~3_combout\); --- Location: LCCOMB_X51_Y14_N6 -\inst2|LessThan0~4\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N0 +\inst2|LessThan0~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~4_combout\ = ((\inst2|LessThan0~3_combout\) # ((!\inst2|counter\(4) & !\inst2|counter\(3)))) # (!\inst2|counter\(5)) +-- \inst2|LessThan0~0_combout\ = (!\inst2|counter\(4) & (!\inst2|counter\(2) & ((!\inst2|counter\(0)) # (!\inst2|counter\(1))))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111111100110111", + lut_mask => "0000000000010011", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datab => \inst2|counter\(4), + datac => \inst2|counter\(0), + datad => \inst2|counter\(2), + combout => \inst2|LessThan0~0_combout\); + +-- Location: LCCOMB_X26_Y29_N2 +\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~1_combout\ = (\inst2|LessThan0~0_combout\) # (((!\inst2|counter\(4) & !\inst2|counter\(3))) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100110111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(4), - datab => \inst2|counter\(5), + datab => \inst2|LessThan0~0_combout\, datac => \inst2|counter\(3), - datad => \inst2|LessThan0~3_combout\, - combout => \inst2|LessThan0~4_combout\); + datad => \inst2|counter\(5), + combout => \inst2|LessThan0~1_combout\); --- Location: LCCOMB_X51_Y14_N2 -\inst2|LessThan0~6\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N6 +\inst2|LessThan0~4\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~6_combout\ = (!\inst2|counter\(11) & (!\inst2|counter\(6) & (\inst2|LessThan0~5_combout\ & \inst2|LessThan0~4_combout\))) +-- \inst2|LessThan0~4_combout\ = (!\inst2|counter\(11) & (\inst2|LessThan0~2_combout\ & (\inst2|LessThan0~3_combout\ & \inst2|LessThan0~1_combout\))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0001000000000000", + lut_mask => "0100000000000000", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(11), - datab => \inst2|counter\(6), - datac => \inst2|LessThan0~5_combout\, - datad => \inst2|LessThan0~4_combout\, - combout => \inst2|LessThan0~6_combout\); + datab => \inst2|LessThan0~2_combout\, + datac => \inst2|LessThan0~3_combout\, + datad => \inst2|LessThan0~1_combout\, + combout => \inst2|LessThan0~4_combout\); --- Location: LCCOMB_X51_Y13_N28 -\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N24 +\inst2|LessThan0~6\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~7_combout\ = (\inst2|counter\(16)) # ((\inst2|counter\(13)) # ((\inst2|counter\(12) & !\inst2|LessThan0~6_combout\))) +-- \inst2|LessThan0~6_combout\ = ((!\inst2|counter\(14) & (!\inst2|counter\(16) & !\inst2|counter\(15)))) # (!\inst2|counter\(17)) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111101011111110", + lut_mask => "0101010101010111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(16), + dataa => \inst2|counter\(17), + datab => \inst2|counter\(14), + datac => \inst2|counter\(16), + datad => \inst2|counter\(15), + combout => \inst2|LessThan0~6_combout\); + +-- Location: LCCOMB_X26_Y28_N30 +\inst2|LessThan0~10\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~10_combout\ = (!\inst2|LessThan0~5_combout\ & (!\inst2|LessThan0~9_combout\ & (!\inst2|LessThan0~4_combout\ & !\inst2|LessThan0~6_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|LessThan0~5_combout\, + datab => \inst2|LessThan0~9_combout\, + datac => \inst2|LessThan0~4_combout\, + datad => \inst2|LessThan0~6_combout\, + combout => \inst2|LessThan0~10_combout\); + +-- Location: FF_X26_Y29_N9 +\inst2|counter[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[0]~24_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(0)); + +-- Location: LCCOMB_X26_Y29_N10 +\inst2|counter[1]~26\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) +-- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datad => VCC, + cin => \inst2|counter[0]~25\, + combout => \inst2|counter[1]~26_combout\, + cout => \inst2|counter[1]~27\); + +-- Location: FF_X26_Y29_N11 +\inst2|counter[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[1]~26_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(1)); + +-- Location: LCCOMB_X26_Y29_N12 +\inst2|counter[2]~28\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) +-- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010010100001010", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(2), + datad => VCC, + cin => \inst2|counter[1]~27\, + combout => \inst2|counter[2]~28_combout\, + cout => \inst2|counter[2]~29\); + +-- Location: FF_X26_Y29_N13 +\inst2|counter[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[2]~28_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(2)); + +-- Location: LCCOMB_X26_Y29_N14 +\inst2|counter[3]~30\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) +-- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(3), + datad => VCC, + cin => \inst2|counter[2]~29\, + combout => \inst2|counter[3]~30_combout\, + cout => \inst2|counter[3]~31\); + +-- Location: FF_X26_Y29_N15 +\inst2|counter[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[3]~30_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(3)); + +-- Location: LCCOMB_X26_Y29_N16 +\inst2|counter[4]~32\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) +-- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(4), + datad => VCC, + cin => \inst2|counter[3]~31\, + combout => \inst2|counter[4]~32_combout\, + cout => \inst2|counter[4]~33\); + +-- Location: FF_X26_Y29_N17 +\inst2|counter[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[4]~32_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(4)); + +-- Location: LCCOMB_X26_Y29_N18 +\inst2|counter[5]~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) +-- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(5), + datad => VCC, + cin => \inst2|counter[4]~33\, + combout => \inst2|counter[5]~34_combout\, + cout => \inst2|counter[5]~35\); + +-- Location: FF_X26_Y29_N19 +\inst2|counter[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[5]~34_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(5)); + +-- Location: LCCOMB_X26_Y29_N20 +\inst2|counter[6]~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) +-- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(6), + datad => VCC, + cin => \inst2|counter[5]~35\, + combout => \inst2|counter[6]~36_combout\, + cout => \inst2|counter[6]~37\); + +-- Location: FF_X26_Y29_N21 +\inst2|counter[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[6]~36_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(6)); + +-- Location: LCCOMB_X26_Y29_N22 +\inst2|counter[7]~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) +-- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(7), + datad => VCC, + cin => \inst2|counter[6]~37\, + combout => \inst2|counter[7]~38_combout\, + cout => \inst2|counter[7]~39\); + +-- Location: FF_X26_Y29_N23 +\inst2|counter[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[7]~38_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(7)); + +-- Location: LCCOMB_X26_Y29_N24 +\inst2|counter[8]~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) +-- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(8), + datad => VCC, + cin => \inst2|counter[7]~39\, + combout => \inst2|counter[8]~40_combout\, + cout => \inst2|counter[8]~41\); + +-- Location: FF_X26_Y29_N25 +\inst2|counter[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[8]~40_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(8)); + +-- Location: LCCOMB_X26_Y29_N26 +\inst2|counter[9]~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) +-- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(9), + datad => VCC, + cin => \inst2|counter[8]~41\, + combout => \inst2|counter[9]~42_combout\, + cout => \inst2|counter[9]~43\); + +-- Location: FF_X26_Y29_N27 +\inst2|counter[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[9]~42_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(9)); + +-- Location: LCCOMB_X26_Y29_N28 +\inst2|counter[10]~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) +-- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(10), + datad => VCC, + cin => \inst2|counter[9]~43\, + combout => \inst2|counter[10]~44_combout\, + cout => \inst2|counter[10]~45\); + +-- Location: FF_X26_Y29_N29 +\inst2|counter[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[10]~44_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(10)); + +-- Location: LCCOMB_X26_Y29_N30 +\inst2|counter[11]~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) +-- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(11), + datad => VCC, + cin => \inst2|counter[10]~45\, + combout => \inst2|counter[11]~46_combout\, + cout => \inst2|counter[11]~47\); + +-- Location: FF_X26_Y29_N31 +\inst2|counter[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[11]~46_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(11)); + +-- Location: LCCOMB_X26_Y28_N0 +\inst2|counter[12]~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) +-- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( datab => \inst2|counter\(12), - datac => \inst2|counter\(13), + datad => VCC, + cin => \inst2|counter[11]~47\, + combout => \inst2|counter[12]~48_combout\, + cout => \inst2|counter[12]~49\); + +-- Location: FF_X26_Y28_N1 +\inst2|counter[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[12]~48_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(12)); + +-- Location: FF_X26_Y28_N3 +\inst2|counter[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[13]~50_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(13)); + +-- Location: LCCOMB_X25_Y23_N4 +\inst2|LessThan0~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(15) & (!\inst2|counter\(12) & !\inst2|counter\(16)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(13), + datab => \inst2|counter\(15), + datac => \inst2|counter\(12), + datad => \inst2|counter\(16), + combout => \inst2|LessThan0~5_combout\); + +-- Location: LCCOMB_X25_Y23_N6 +\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~7_combout\ = (\inst2|LessThan0~5_combout\) # (\inst2|LessThan0~6_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst2|LessThan0~5_combout\, datad => \inst2|LessThan0~6_combout\, combout => \inst2|LessThan0~7_combout\); --- Location: LCCOMB_X51_Y13_N26 -\inst2|LessThan0~8\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~8_combout\ = (\inst2|LessThan0~0_combout\) # ((\inst2|LessThan0~2_combout\) # ((!\inst2|counter\(15) & !\inst2|LessThan0~7_combout\))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111110011111101", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|LessThan0~0_combout\, - datac => \inst2|LessThan0~2_combout\, - datad => \inst2|LessThan0~7_combout\, - combout => \inst2|LessThan0~8_combout\); - --- Location: LCCOMB_X52_Y13_N0 +-- Location: LCCOMB_X25_Y23_N8 \inst2|ledBuf~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (!\inst2|LessThan0~8_combout\) +-- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (((!\inst2|LessThan0~7_combout\ & (!\inst2|LessThan0~9_combout\ & !\inst2|LessThan0~4_combout\)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111000000001111", + lut_mask => "1111000011100001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( + dataa => \inst2|LessThan0~7_combout\, + datab => \inst2|LessThan0~9_combout\, datac => \inst2|ledBuf~q\, - datad => \inst2|LessThan0~8_combout\, + datad => \inst2|LessThan0~4_combout\, combout => \inst2|ledBuf~0_combout\); --- Location: FF_X52_Y13_N1 +-- Location: FF_X25_Y23_N9 \inst2|ledBuf\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1295,232 +3338,124 @@ PORT MAP ( devpor => ww_devpor, q => \inst2|ledBuf~q\); --- Location: IOIBUF_X38_Y34_N1 -\Address[7]~input\ : cycloneiii_io_ibuf +-- Location: PLL_1 +\inst|altpll_component|auto_generated|pll1\ : cycloneiii_pll -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + auto_settings => "false", + bandwidth_type => "medium", + c0_high => 3, + c0_initial => 1, + c0_low => 3, + c0_mode => "even", + c0_ph => 0, + c1_high => 2, + c1_initial => 1, + c1_low => 1, + c1_mode => "odd", + c1_ph => 0, + c1_use_casc_in => "off", + c2_high => 0, + c2_initial => 0, + c2_low => 0, + c2_mode => "bypass", + c2_ph => 0, + c2_use_casc_in => "off", + c3_high => 0, + c3_initial => 0, + c3_low => 0, + c3_mode => "bypass", + c3_ph => 0, + c3_use_casc_in => "off", + c4_high => 0, + c4_initial => 0, + c4_low => 0, + c4_mode => "bypass", + c4_ph => 0, + c4_use_casc_in => "off", + charge_pump_current_bits => 1, + clk0_counter => "c0", + clk0_divide_by => 1, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "0", + clk1_counter => "c1", + clk1_divide_by => 1, + clk1_duty_cycle => 50, + clk1_multiply_by => 8, + clk1_phase_shift => "0", + clk2_counter => "unused", + clk2_divide_by => 0, + clk2_duty_cycle => 50, + clk2_multiply_by => 0, + clk2_phase_shift => "0", + clk3_counter => "unused", + clk3_divide_by => 0, + clk3_duty_cycle => 50, + clk3_multiply_by => 0, + clk3_phase_shift => "0", + clk4_counter => "unused", + clk4_divide_by => 0, + clk4_duty_cycle => 50, + clk4_multiply_by => 0, + clk4_phase_shift => "0", + compensate_clock => "clock0", + inclk0_input_frequency => 40000, + inclk1_input_frequency => 0, + loop_filter_c_bits => 0, + loop_filter_r_bits => 24, + m => 24, + m_initial => 1, + m_ph => 0, + n => 1, + operation_mode => "normal", + pfd_max => 200000, + pfd_min => 3076, + pll_compensation_delay => 7057, + self_reset_on_loss_lock => "off", + simulation_type => "timing", + switch_over_type => "auto", + vco_center => 1538, + vco_divide_by => 0, + vco_frequency_control => "auto", + vco_max => 3333, + vco_min => 1538, + vco_multiply_by => 0, + vco_phase_shift_step => 208, + vco_post_scale => 2) -- pragma translate_on PORT MAP ( - i => ww_Address(7), - o => \Address[7]~input_o\); + areset => GND, + fbin => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + inclk => \inst|altpll_component|auto_generated|pll1_INCLK_bus\, + fbout => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + clk => \inst|altpll_component|auto_generated|pll1_CLK_bus\); --- Location: IOIBUF_X14_Y34_N8 -\Address[6]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G3 +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(6), - o => \Address[6]~input_o\); + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\); --- Location: IOIBUF_X7_Y34_N15 -\Address[5]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G4 +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(5), - o => \Address[5]~input_o\); - --- Location: IOIBUF_X14_Y34_N22 -\Address[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(4), - o => \Address[4]~input_o\); - --- Location: IOIBUF_X7_Y34_N1 -\Address[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(3), - o => \Address[3]~input_o\); - --- Location: IOIBUF_X7_Y34_N8 -\Address[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(2), - o => \Address[2]~input_o\); - --- Location: IOIBUF_X14_Y34_N15 -\Address[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(1), - o => \Address[1]~input_o\); - --- Location: IOIBUF_X38_Y34_N15 -\Address[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(0), - o => \Address[0]~input_o\); - --- Location: IOIBUF_X20_Y34_N1 -\nOE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nOE, - o => \nOE~input_o\); - --- Location: IOIBUF_X20_Y34_N8 -\nWE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nWE, - o => \nWE~input_o\); - --- Location: IOIBUF_X20_Y34_N15 -\nCE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nCE, - o => \nCE~input_o\); - --- Location: IOIBUF_X18_Y34_N1 -\Data[7]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(7), - o => \Data[7]~input_o\); - --- Location: IOIBUF_X18_Y34_N22 -\Data[6]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(6), - o => \Data[6]~input_o\); - --- Location: IOIBUF_X16_Y34_N1 -\Data[5]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(5), - o => \Data[5]~input_o\); - --- Location: IOIBUF_X16_Y34_N15 -\Data[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(4), - o => \Data[4]~input_o\); - --- Location: IOIBUF_X45_Y34_N8 -\Data[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(3), - o => \Data[3]~input_o\); - --- Location: IOIBUF_X45_Y34_N15 -\Data[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(2), - o => \Data[2]~input_o\); - --- Location: IOIBUF_X45_Y34_N22 -\Data[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(1), - o => \Data[1]~input_o\); - --- Location: IOIBUF_X40_Y34_N8 -\Data[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(0), - o => \Data[0]~input_o\); - -ww_FPGA_LED_1 <= \FPGA_LED_1~output_o\; - -Data(7) <= \Data[7]~output_o\; - -Data(6) <= \Data[6]~output_o\; - -Data(5) <= \Data[5]~output_o\; - -Data(4) <= \Data[4]~output_o\; - -Data(3) <= \Data[3]~output_o\; - -Data(2) <= \Data[2]~output_o\; - -Data(1) <= \Data[1]~output_o\; - -Data(0) <= \Data[0]~output_o\; + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\); END structure; diff --git a/MainController/simulation/modelsim/MainController_8_1200mv_85c_vhd_slow.sdo b/MainController/simulation/modelsim/MainController_8_1200mv_85c_vhd_slow.sdo index 7a8f05c..a6b5c76 100644 --- a/MainController/simulation/modelsim/MainController_8_1200mv_85c_vhd_slow.sdo +++ b/MainController/simulation/modelsim/MainController_8_1200mv_85c_vhd_slow.sdo @@ -29,7 +29,7 @@ (DELAYFILE (SDFVERSION "2.1") (DESIGN "MainController") - (DATE "03/12/2024 16:24:29") + (DATE "03/12/2024 17:46:57") (VENDOR "Altera") (PROGRAM "Quartus II 64-Bit") (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version") @@ -41,11 +41,127 @@ (INSTANCE \\FPGA_LED_1\~output\\) (DELAY (ABSOLUTE - (PORT i (1403:1403:1403) (1502:1502:1502)) + (PORT i (2032:2032:2032) (2189:2189:2189)) (IOPATH i o (2195:2195:2195) (2297:2297:2297)) ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_2\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1600:1600:1600) (1590:1590:1590)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_3\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1599:1599:1599) (1589:1589:1589)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[7\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1926:1926:1926) (1856:1856:1856)) + (PORT oe (2010:2010:2010) (1825:1825:1825)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[6\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1625:1625:1625) (1582:1582:1582)) + (PORT oe (1891:1891:1891) (1792:1792:1792)) + (IOPATH i o (4562:4562:4562) (4088:4088:4088)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[5\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2637:2637:2637) (2438:2438:2438)) + (PORT oe (2269:2269:2269) (2130:2130:2130)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[4\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2755:2755:2755) (2596:2596:2596)) + (PORT oe (2242:2242:2242) (2111:2111:2111)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[3\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1679:1679:1679) (1497:1497:1497)) + (PORT oe (1608:1608:1608) (1396:1396:1396)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[2\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1761:1761:1761) (1621:1621:1621)) + (PORT oe (1565:1565:1565) (1376:1376:1376)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[1\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1646:1646:1646) (1479:1479:1479)) + (PORT oe (1622:1622:1622) (1415:1415:1415)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[0\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1382:1382:1382) (1258:1258:1258)) + (PORT oe (1275:1275:1275) (1149:1149:1149)) + (IOPATH i o (2347:2347:2347) (2228:2228:2228)) + (IOPATH oe o (2581:2581:2581) (2581:2581:2581)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_io_ibuf") (INSTANCE \\FPGA_CLK\~input\\) @@ -64,394 +180,1818 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nCE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|ce0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (4980:4980:4980) (5188:5188:5188)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~5\\) + (DELAY + (ABSOLUTE + (PORT datab (4266:4266:4266) (4538:4538:4538)) + (PORT datac (4497:4497:4497) (4683:4683:4683)) + (PORT datad (1924:1924:1924) (1827:1827:1827)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1184:1184:1184) (1079:1079:1079)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nWE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|we0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (4449:4449:4449) (4593:4593:4593)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nOE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (4145:4145:4145) (4366:4366:4366)) + (PORT datab (4567:4567:4567) (4770:4770:4770)) + (PORT datac (347:347:347) (442:442:442)) + (PORT datad (609:609:609) (649:649:649)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~2\\) + (DELAY + (ABSOLUTE + (PORT dataa (653:653:653) (703:703:703)) + (PORT datab (4569:4569:4569) (4772:4772:4772)) + (PORT datad (250:250:250) (271:271:271)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (440:440:440) (462:462:462)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Writing\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (1614:1614:1614) (1508:1508:1508)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (4026:4026:4026) (4176:4176:4176)) + (PORT datad (566:566:566) (590:590:590)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|oe0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (5065:5065:5065) (5258:5258:5258)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (4662:4662:4662) (4851:4851:4851)) + (PORT datad (567:567:567) (588:588:588)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (578:578:578) (566:566:566)) + (PORT datab (4564:4564:4564) (4766:4766:4766)) + (PORT datad (240:240:240) (259:259:259)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (472:472:472) (452:452:452)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector2\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (393:393:393) (490:490:490)) + (PORT datab (4564:4564:4564) (4767:4767:4767)) + (PORT datad (246:246:246) (268:268:268)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Waiting\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3893:3893:3893) (4125:4125:4125)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1285:1285:1285) (1219:1219:1219)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~4\\) + (DELAY + (ABSOLUTE + (PORT datab (4267:4267:4267) (4544:4544:4544)) + (PORT datac (4204:4204:4204) (4476:4476:4476)) + (PORT datad (1918:1918:1918) (1819:1819:1819)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT asdata (1674:1674:1674) (1561:1561:1561)) + (PORT ena (3893:3893:3893) (4125:4125:4125)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT asdata (1746:1746:1746) (1673:1673:1673)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~37\\) + (DELAY + (ABSOLUTE + (PORT dataa (334:334:334) (418:418:418)) + (PORT datab (332:332:332) (408:408:408)) + (PORT datad (293:293:293) (362:362:362)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~2\\) + (DELAY + (ABSOLUTE + (PORT datab (4266:4266:4266) (4543:4543:4543)) + (PORT datac (4524:4524:4524) (4768:4768:4768)) + (PORT datad (1921:1921:1921) (1825:1825:1825)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (265:265:265) (283:283:283)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (1969:1969:1969) (1882:1882:1882)) + (PORT datab (4509:4509:4509) (4715:4715:4715)) + (PORT datad (4204:4204:4204) (4488:4488:4488)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2506:2506:2506) (2334:2334:2334)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2463:2463:2463) (2297:2297:2297)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (732:732:732) (748:748:748)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~35\\) + (DELAY + (ABSOLUTE + (PORT dataa (2077:2077:2077) (1925:1925:1925)) + (PORT datab (335:335:335) (412:412:412)) + (PORT datad (1931:1931:1931) (1802:1802:1802)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (473:473:473) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (1968:1968:1968) (1879:1879:1879)) + (PORT datab (4265:4265:4265) (4539:4539:4539)) + (PORT datac (4087:4087:4087) (4222:4222:4222)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (264:264:264) (282:282:282)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (4274:4274:4274) (4526:4526:4526)) + (PORT datab (4267:4267:4267) (4543:4543:4543)) + (PORT datad (1917:1917:1917) (1819:1819:1819)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2520:2520:2520) (2469:2469:2469)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2392:2392:2392) (2243:2243:2243)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (265:265:265) (284:284:284)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~34\\) + (DELAY + (ABSOLUTE + (PORT dataa (1936:1936:1936) (1804:1804:1804)) + (PORT datab (333:333:333) (411:411:411)) + (PORT datad (1885:1885:1885) (1755:1755:1755)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (473:473:473) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~36\\) + (DELAY + (ABSOLUTE + (PORT datac (236:236:236) (263:263:263)) + (PORT datad (238:238:238) (257:257:257)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (1001:1001:1001) (976:976:976)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~7\\) + (DELAY + (ABSOLUTE + (PORT dataa (1967:1967:1967) (1879:1879:1879)) + (PORT datab (4265:4265:4265) (4540:4540:4540)) + (PORT datad (4059:4059:4059) (4281:4281:4281)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[15\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (786:786:786) (858:858:858)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~6\\) + (DELAY + (ABSOLUTE + (PORT dataa (4227:4227:4227) (4475:4475:4475)) + (PORT datab (4266:4266:4266) (4544:4544:4544)) + (PORT datad (1923:1923:1923) (1827:1827:1827)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (323:323:323) (393:393:393)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[14\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (924:924:924) (889:889:889)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (446:446:446) (423:423:423)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (334:334:334) (418:418:418)) + (PORT datab (331:331:331) (408:408:408)) + (PORT datad (296:296:296) (364:364:364)) + (IOPATH dataa combout (461:461:461) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~39\\) + (DELAY + (ABSOLUTE + (PORT dataa (1551:1551:1551) (1402:1402:1402)) + (PORT datab (277:277:277) (302:302:302)) + (PORT datad (1872:1872:1872) (1686:1686:1686)) + (IOPATH dataa combout (392:392:392) (398:398:398)) + (IOPATH datab combout (393:393:393) (408:408:408)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|stateMM0\.Waiting\~_wirecell\\) + (DELAY + (ABSOLUTE + (PORT datad (1604:1604:1604) (1529:1529:1529)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (4089:4089:4089) (4246:4246:4246)) + (PORT d[1] (4233:4233:4233) (4465:4465:4465)) + (PORT d[2] (4554:4554:4554) (4747:4747:4747)) + (PORT d[3] (4519:4519:4519) (4714:4714:4714)) + (PORT d[4] (4201:4201:4201) (4435:4435:4435)) + (PORT d[5] (4207:4207:4207) (4456:4456:4456)) + (PORT d[6] (4201:4201:4201) (4436:4436:4436)) + (PORT d[7] (4528:4528:4528) (4710:4710:4710)) + (PORT clk (2347:2347:2347) (2373:2373:2373)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (2095:2095:2095) (1969:1969:1969)) + (PORT d[1] (2159:2159:2159) (2022:2022:2022)) + (PORT d[2] (1656:1656:1656) (1566:1566:1566)) + (PORT d[3] (2146:2146:2146) (2029:2029:2029)) + (PORT d[4] (1569:1569:1569) (1474:1474:1474)) + (PORT d[5] (1426:1426:1426) (1386:1386:1386)) + (PORT d[6] (2045:2045:2045) (1899:1899:1899)) + (PORT d[7] (1718:1718:1718) (1611:1611:1611)) + (PORT clk (2343:2343:2343) (2368:2368:2368)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1544:1544:1544) (1368:1368:1368)) + (PORT clk (2343:2343:2343) (2368:2368:2368)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a) + (DELAY + (ABSOLUTE + (PORT clk (2347:2347:2347) (2373:2373:2373)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (3798:3798:3798) (3824:3824:3824)) + (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1324:1324:1324) (1224:1224:1224)) + (PORT d[1] (1379:1379:1379) (1286:1286:1286)) + (PORT d[2] (1363:1363:1363) (1259:1259:1259)) + (PORT d[3] (1357:1357:1357) (1262:1262:1262)) + (PORT d[4] (1286:1286:1286) (1179:1179:1179)) + (PORT d[5] (1660:1660:1660) (1537:1537:1537)) + (PORT d[6] (1311:1311:1311) (1215:1215:1215)) + (PORT d[7] (1278:1278:1278) (1189:1189:1189)) + (PORT clk (2345:2345:2345) (2370:2370:2370)) + (PORT stall (1538:1538:1538) (1703:1703:1703)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + (HOLD stall (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b) + (DELAY + (ABSOLUTE + (PORT clk (2345:2345:2345) (2370:2370:2370)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3251:3251:3251)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4102:4102:4102) (4331:4331:4331)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (1230:1230:1230) (1141:1141:1141)) + (PORT datac (832:832:832) (737:737:737)) + (PORT datad (298:298:298) (369:369:369)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector4\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (4145:4145:4145) (4366:4366:4366)) + (PORT datab (4566:4566:4566) (4772:4772:4772)) + (PORT datac (347:347:347) (444:444:444)) + (PORT datad (608:608:608) (648:648:648)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (440:440:440) (462:462:462)) + (IOPATH datac combout (327:327:327) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Reading\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (1614:1614:1614) (1508:1508:1508)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector74\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (336:336:336) (421:421:421)) + (PORT datab (4568:4568:4568) (4771:4771:4771)) + (PORT datac (342:342:342) (437:437:437)) + (PORT datad (607:607:607) (647:647:647)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (455:455:455) (412:412:412)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[7\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1605:1605:1605) (1529:1529:1529)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4065:4065:4065) (4311:4311:4311)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~41\\) + (DELAY + (ABSOLUTE + (PORT dataa (339:339:339) (424:424:424)) + (PORT datab (1230:1230:1230) (1143:1143:1143)) + (PORT datac (745:745:745) (662:662:662)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[6\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1604:1604:1604) (1531:1531:1531)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4119:4119:4119) (4364:4364:4364)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (1478:1478:1478) (1302:1302:1302)) + (PORT datac (1185:1185:1185) (1102:1102:1102)) + (PORT datad (296:296:296) (366:366:366)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[5\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1600:1600:1600) (1523:1523:1523)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4135:4135:4135) (4375:4375:4375)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~43\\) + (DELAY + (ABSOLUTE + (PORT dataa (896:896:896) (792:792:792)) + (PORT datab (1231:1231:1231) (1143:1143:1143)) + (PORT datac (297:297:297) (376:376:376)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[4\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1599:1599:1599) (1524:1524:1524)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[20\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4587:4587:4587) (4803:4803:4803)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (1230:1230:1230) (1140:1140:1140)) + (PORT datac (296:296:296) (375:375:375)) + (PORT datad (809:809:809) (714:714:714)) + (IOPATH datab combout (455:455:455) (436:436:436)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[3\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1602:1602:1602) (1525:1525:1525)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[19\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4583:4583:4583) (4813:4813:4813)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~45\\) + (DELAY + (ABSOLUTE + (PORT datab (1229:1229:1229) (1140:1140:1140)) + (PORT datac (747:747:747) (664:664:664)) + (PORT datad (296:296:296) (366:366:366)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[2\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1600:1600:1600) (1522:1522:1522)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[18\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4618:4618:4618) (4837:4837:4837)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~46\\) + (DELAY + (ABSOLUTE + (PORT datab (1229:1229:1229) (1138:1138:1138)) + (PORT datac (736:736:736) (653:653:653)) + (PORT datad (296:296:296) (365:365:365)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[1\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1603:1603:1603) (1532:1532:1532)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[17\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4384:4384:4384) (4529:4529:4529)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~47\\) + (DELAY + (ABSOLUTE + (PORT dataa (340:340:340) (424:424:424)) + (PORT datab (1228:1228:1228) (1139:1139:1139)) + (PORT datac (781:781:781) (698:698:698)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[0\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1605:1605:1605) (1530:1530:1530)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[0\]\~24\\) (DELAY (ABSOLUTE - (PORT dataa (567:567:567) (600:600:600)) - (IOPATH dataa combout (471:471:471) (472:472:472)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[0\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[1\]\~26\\) - (DELAY - (ABSOLUTE - (PORT datab (576:576:576) (592:592:592)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[1\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[2\]\~28\\) - (DELAY - (ABSOLUTE - (PORT datab (566:566:566) (594:594:594)) + (PORT datab (341:341:341) (422:422:422)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[2\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[3\]\~30\\) - (DELAY - (ABSOLUTE - (PORT datab (343:343:343) (423:423:423)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[3\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[4\]\~32\\) - (DELAY - (ABSOLUTE - (PORT dataa (583:583:583) (615:615:615)) - (IOPATH dataa combout (471:471:471) (472:472:472)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[4\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[5\]\~34\\) - (DELAY - (ABSOLUTE - (PORT datab (342:342:342) (425:425:425)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[5\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[6\]\~36\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (425:425:425)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[6\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[7\]\~38\\) - (DELAY - (ABSOLUTE - (PORT datab (561:561:561) (592:592:592)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[7\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[8\]\~40\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (423:423:423)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[8\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[9\]\~42\\) - (DELAY - (ABSOLUTE - (PORT dataa (343:343:343) (434:434:434)) - (IOPATH dataa combout (461:461:461) (481:481:481)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[9\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[10\]\~44\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (421:421:421)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[10\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[11\]\~46\\) - (DELAY - (ABSOLUTE - (PORT dataa (343:343:343) (434:434:434)) - (IOPATH dataa combout (461:461:461) (481:481:481)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[11\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[12\]\~48\\) - (DELAY - (ABSOLUTE - (PORT datab (340:340:340) (422:422:422)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[12\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[13\]\~50\\) @@ -466,28 +2006,12 @@ ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[13\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[14\]\~52\\) (DELAY (ABSOLUTE - (PORT datab (358:358:358) (435:435:435)) + (PORT datab (341:341:341) (423:423:423)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -501,9 +2025,9 @@ (INSTANCE \\inst2\|counter\[14\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -517,7 +2041,7 @@ (INSTANCE \\inst2\|counter\[15\]\~54\\) (DELAY (ABSOLUTE - (PORT dataa (370:370:370) (460:460:460)) + (PORT dataa (370:370:370) (457:457:457)) (IOPATH dataa combout (461:461:461) (481:481:481)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -531,9 +2055,9 @@ (INSTANCE \\inst2\|counter\[15\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -547,7 +2071,7 @@ (INSTANCE \\inst2\|counter\[16\]\~56\\) (DELAY (ABSOLUTE - (PORT datab (359:359:359) (436:436:436)) + (PORT datab (368:368:368) (449:449:449)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -561,9 +2085,9 @@ (INSTANCE \\inst2\|counter\[16\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -577,7 +2101,7 @@ (INSTANCE \\inst2\|counter\[17\]\~58\\) (DELAY (ABSOLUTE - (PORT dataa (362:362:362) (447:447:447)) + (PORT dataa (345:345:345) (436:436:436)) (IOPATH dataa combout (461:461:461) (481:481:481)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -591,9 +2115,9 @@ (INSTANCE \\inst2\|counter\[17\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -602,28 +2126,12 @@ (HOLD sclr (posedge clk) (212:212:212)) ) ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~0\\) - (DELAY - (ABSOLUTE - (PORT dataa (893:893:893) (866:866:866)) - (PORT datab (635:635:635) (645:645:645)) - (PORT datac (534:534:534) (562:562:562)) - (PORT datad (572:572:572) (584:584:584)) - (IOPATH dataa combout (438:438:438) (448:448:448)) - (IOPATH datab combout (440:440:440) (462:462:462)) - (IOPATH datac combout (324:324:324) (315:315:315)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[18\]\~60\\) (DELAY (ABSOLUTE - (PORT dataa (346:346:346) (436:436:436)) + (PORT dataa (345:345:345) (436:436:436)) (IOPATH dataa combout (471:471:471) (472:472:472)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -637,9 +2145,9 @@ (INSTANCE \\inst2\|counter\[18\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -667,9 +2175,9 @@ (INSTANCE \\inst2\|counter\[19\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -697,9 +2205,9 @@ (INSTANCE \\inst2\|counter\[20\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -727,9 +2235,9 @@ (INSTANCE \\inst2\|counter\[21\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -738,12 +2246,28 @@ (HOLD sclr (posedge clk) (212:212:212)) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~8\\) + (DELAY + (ABSOLUTE + (PORT dataa (346:346:346) (437:437:437)) + (PORT datab (342:342:342) (426:426:426)) + (PORT datac (302:302:302) (387:387:387)) + (PORT datad (302:302:302) (379:379:379)) + (IOPATH dataa combout (420:420:420) (428:428:428)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[22\]\~68\\) (DELAY (ABSOLUTE - (PORT datab (343:343:343) (428:428:428)) + (PORT datab (344:344:344) (425:425:425)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -757,9 +2281,9 @@ (INSTANCE \\inst2\|counter\[22\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -773,7 +2297,7 @@ (INSTANCE \\inst2\|counter\[23\]\~70\\) (DELAY (ABSOLUTE - (PORT dataa (821:821:821) (810:810:810)) + (PORT dataa (347:347:347) (436:436:436)) (IOPATH dataa combout (471:471:471) (481:481:481)) (IOPATH cin combout (607:607:607) (577:577:577)) ) @@ -784,9 +2308,9 @@ (INSTANCE \\inst2\|counter\[23\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -797,15 +2321,13 @@ ) (CELL (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~1\\) + (INSTANCE \\inst2\|LessThan0\~9\\) (DELAY (ABSOLUTE - (PORT dataa (346:346:346) (435:435:435)) - (PORT datab (342:342:342) (425:425:425)) - (PORT datac (302:302:302) (385:385:385)) - (PORT datad (302:302:302) (378:378:378)) - (IOPATH dataa combout (420:420:420) (428:428:428)) - (IOPATH datab combout (432:432:432) (433:433:433)) + (PORT dataa (279:279:279) (312:312:312)) + (PORT datac (302:302:302) (387:387:387)) + (PORT datad (303:303:303) (380:380:380)) + (IOPATH dataa combout (405:405:405) (398:398:398)) (IOPATH datac combout (324:324:324) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) @@ -816,24 +2338,10 @@ (INSTANCE \\inst2\|LessThan0\~2\\) (DELAY (ABSOLUTE - (PORT datab (343:343:343) (427:427:427)) - (PORT datac (776:776:776) (761:761:761)) - (PORT datad (237:237:237) (256:256:256)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datac combout (324:324:324) (315:315:315)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~5\\) - (DELAY - (ABSOLUTE - (PORT dataa (346:346:346) (434:434:434)) - (PORT datab (343:343:343) (424:424:424)) - (PORT datac (319:319:319) (396:396:396)) - (PORT datad (304:304:304) (379:379:379)) + (PORT dataa (1357:1357:1357) (1326:1326:1326)) + (PORT datab (1359:1359:1359) (1293:1293:1293)) + (PORT datac (1347:1347:1347) (1289:1289:1289)) + (PORT datad (1321:1321:1321) (1266:1266:1266)) (IOPATH dataa combout (456:456:456) (486:486:486)) (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (324:324:324) (315:315:315)) @@ -846,10 +2354,10 @@ (INSTANCE \\inst2\|LessThan0\~3\\) (DELAY (ABSOLUTE - (PORT dataa (361:361:361) (445:445:445)) - (PORT datab (359:359:359) (437:437:437)) - (PORT datac (318:318:318) (396:396:396)) - (PORT datad (319:319:319) (389:389:389)) + (PORT dataa (346:346:346) (434:434:434)) + (PORT datab (344:344:344) (424:424:424)) + (PORT datac (303:303:303) (385:385:385)) + (PORT datad (304:304:304) (378:378:378)) (IOPATH dataa combout (456:456:456) (486:486:486)) (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (324:324:324) (315:315:315)) @@ -857,18 +2365,50 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (344:344:344) (436:436:436)) + (PORT datab (368:368:368) (452:452:452)) + (PORT datac (301:301:301) (386:386:386)) + (PORT datad (303:303:303) (380:380:380)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (574:574:574) (601:601:601)) + (PORT datab (275:275:275) (300:300:300)) + (PORT datac (301:301:301) (387:387:387)) + (PORT datad (304:304:304) (380:380:380)) + (IOPATH dataa combout (392:392:392) (407:407:407)) + (IOPATH datab combout (410:410:410) (408:408:408)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|LessThan0\~4\\) (DELAY (ABSOLUTE - (PORT dataa (583:583:583) (613:613:613)) - (PORT datab (342:342:342) (424:424:424)) - (PORT datac (301:301:301) (385:385:385)) + (PORT dataa (347:347:347) (436:436:436)) + (PORT datab (1246:1246:1246) (1139:1139:1139)) + (PORT datac (236:236:236) (262:262:262)) (PORT datad (237:237:237) (255:255:255)) - (IOPATH dataa combout (481:481:481) (491:491:491)) - (IOPATH datab combout (494:494:494) (496:496:496)) - (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH dataa combout (420:420:420) (428:428:428)) + (IOPATH datab combout (410:410:410) (408:408:408)) + (IOPATH datac combout (324:324:324) (316:316:316)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -878,13 +2418,437 @@ (INSTANCE \\inst2\|LessThan0\~6\\) (DELAY (ABSOLUTE - (PORT dataa (348:348:348) (438:438:438)) - (PORT datab (344:344:344) (427:427:427)) - (PORT datac (235:235:235) (262:262:262)) - (PORT datad (237:237:237) (255:255:255)) - (IOPATH dataa combout (393:393:393) (398:398:398)) - (IOPATH datab combout (393:393:393) (408:408:408)) - (IOPATH datac combout (324:324:324) (316:316:316)) + (PORT dataa (346:346:346) (435:435:435)) + (PORT datab (344:344:344) (425:425:425)) + (PORT datac (328:328:328) (411:411:411)) + (PORT datad (330:330:330) (405:405:405)) + (IOPATH dataa combout (481:481:481) (491:491:491)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~10\\) + (DELAY + (ABSOLUTE + (PORT dataa (1297:1297:1297) (1201:1201:1201)) + (PORT datab (302:302:302) (328:328:328)) + (PORT datac (849:849:849) (776:776:776)) + (PORT datad (264:264:264) (282:282:282)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[1\]\~26\\) + (DELAY + (ABSOLUTE + (PORT dataa (344:344:344) (436:436:436)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[2\]\~28\\) + (DELAY + (ABSOLUTE + (PORT dataa (345:345:345) (433:433:433)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[3\]\~30\\) + (DELAY + (ABSOLUTE + (PORT datab (343:343:343) (423:423:423)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[4\]\~32\\) + (DELAY + (ABSOLUTE + (PORT datab (367:367:367) (451:451:451)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[5\]\~34\\) + (DELAY + (ABSOLUTE + (PORT datab (342:342:342) (422:422:422)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[6\]\~36\\) + (DELAY + (ABSOLUTE + (PORT datab (358:358:358) (436:436:436)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[7\]\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (434:434:434)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[8\]\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (341:341:341) (421:421:421)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[9\]\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (432:432:432)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[10\]\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (341:341:341) (424:424:424)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[11\]\~46\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (434:434:434)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[12\]\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (357:357:357) (433:433:433)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1920:1920:1920) (1931:1931:1931)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (935:935:935) (1004:1004:1004)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1920:1920:1920) (1931:1931:1931)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (935:935:935) (1004:1004:1004)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~5\\) + (DELAY + (ABSOLUTE + (PORT dataa (1356:1356:1356) (1323:1323:1323)) + (PORT datab (1398:1398:1398) (1325:1325:1325)) + (PORT datac (1336:1336:1336) (1278:1278:1278)) + (PORT datad (1301:1301:1301) (1245:1245:1245)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (324:324:324) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -894,29 +2858,9 @@ (INSTANCE \\inst2\|LessThan0\~7\\) (DELAY (ABSOLUTE - (PORT dataa (579:579:579) (617:617:617)) - (PORT datab (345:345:345) (429:429:429)) - (PORT datac (541:541:541) (559:559:559)) - (PORT datad (816:816:816) (741:741:741)) - (IOPATH dataa combout (471:471:471) (453:453:453)) - (IOPATH datab combout (472:472:472) (452:452:452)) - (IOPATH datac combout (327:327:327) (316:316:316)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~8\\) - (DELAY - (ABSOLUTE - (PORT dataa (373:373:373) (464:464:464)) - (PORT datab (531:531:531) (492:492:492)) - (PORT datac (235:235:235) (262:262:262)) - (PORT datad (236:236:236) (255:255:255)) - (IOPATH dataa combout (456:456:456) (486:486:486)) - (IOPATH datab combout (454:454:454) (473:473:473)) - (IOPATH datac combout (327:327:327) (316:316:316)) + (PORT datac (262:262:262) (288:288:288)) + (PORT datad (1268:1268:1268) (1163:1163:1163)) + (IOPATH datac combout (327:327:327) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -926,7 +2870,11 @@ (INSTANCE \\inst2\|ledBuf\~0\\) (DELAY (ABSOLUTE - (PORT datad (747:747:747) (674:674:674)) + (PORT dataa (279:279:279) (312:312:312)) + (PORT datab (1281:1281:1281) (1188:1188:1188)) + (PORT datad (1223:1223:1223) (1126:1126:1126)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (462:462:462) (482:482:482)) (IOPATH datad combout (177:177:177) (155:155:155)) ) @@ -937,7 +2885,7 @@ (INSTANCE \\inst2\|ledBuf\\) (DELAY (ABSOLUTE - (PORT clk (2411:2411:2411) (2414:2414:2414)) + (PORT clk (1917:1917:1917) (1925:1925:1925)) (PORT d (99:99:99) (115:115:115)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) @@ -946,4 +2894,31 @@ (HOLD d (posedge clk) (212:212:212)) ) ) + (CELL + (CELLTYPE "cycloneiii_pll") + (INSTANCE \\inst\|altpll_component\|auto_generated\|pll1\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2357:2357:2357) (2357:2357:2357)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2365:2365:2365) (2331:2331:2331)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2365:2365:2365) (2331:2331:2331)) + ) + ) + ) ) diff --git a/MainController/simulation/modelsim/MainController_min_1200mv_0c_fast.vho b/MainController/simulation/modelsim/MainController_min_1200mv_0c_fast.vho index d2c6f05..68aef67 100644 --- a/MainController/simulation/modelsim/MainController_min_1200mv_0c_fast.vho +++ b/MainController/simulation/modelsim/MainController_min_1200mv_0c_fast.vho @@ -16,7 +16,7 @@ -- PROGRAM "Quartus II 64-Bit" -- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" --- DATE "03/12/2024 16:24:29" +-- DATE "03/12/2024 17:46:57" -- -- Device: Altera EP3C25Q240C8 Package PQFP240 @@ -37,27 +37,20 @@ ENTITY MainController IS PORT ( FPGA_LED_1 : OUT std_logic; FPGA_CLK : IN std_logic; + FPGA_LED_2 : OUT std_logic; + FPGA_LED_3 : OUT std_logic; Data : INOUT std_logic_vector(7 DOWNTO 0); - Address : IN std_logic_vector(7 DOWNTO 0); - nOE : IN std_logic; nWE : IN std_logic; - nCE : IN std_logic + nOE : IN std_logic; + nCE : IN std_logic; + Address : IN std_logic_vector(7 DOWNTO 0) ); END MainController; -- Design Ports Information -- FPGA_LED_1 => Location: PIN_166, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA --- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default --- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- FPGA_LED_2 => Location: PIN_167, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA +-- FPGA_LED_3 => Location: PIN_168, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[7] => Location: PIN_221, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[6] => Location: PIN_223, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[5] => Location: PIN_224, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA @@ -67,6 +60,17 @@ END MainController; -- Data[1] => Location: PIN_189, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- Data[0] => Location: PIN_194, I/O Standard: 3.3-V LVTTL, Current Strength: 8mA -- FPGA_CLK => Location: PIN_31, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nCE => Location: PIN_219, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nWE => Location: PIN_218, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[0] => Location: PIN_196, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[1] => Location: PIN_231, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[2] => Location: PIN_234, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[3] => Location: PIN_233, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[4] => Location: PIN_232, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[5] => Location: PIN_235, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[6] => Location: PIN_230, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- Address[7] => Location: PIN_195, I/O Standard: 3.3-V LVTTL, Current Strength: Default +-- nOE => Location: PIN_217, I/O Standard: 3.3-V LVTTL, Current Strength: Default ARCHITECTURE structure OF MainController IS @@ -81,42 +85,152 @@ SIGNAL ww_devclrn : std_logic; SIGNAL ww_devpor : std_logic; SIGNAL ww_FPGA_LED_1 : std_logic; SIGNAL ww_FPGA_CLK : std_logic; -SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); -SIGNAL ww_nOE : std_logic; +SIGNAL ww_FPGA_LED_2 : std_logic; +SIGNAL ww_FPGA_LED_3 : std_logic; SIGNAL ww_nWE : std_logic; +SIGNAL ww_nOE : std_logic; SIGNAL ww_nCE : std_logic; +SIGNAL ww_Address : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); SIGNAL \FPGA_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0); -SIGNAL \Address[7]~input_o\ : std_logic; -SIGNAL \Address[6]~input_o\ : std_logic; -SIGNAL \Address[5]~input_o\ : std_logic; -SIGNAL \Address[4]~input_o\ : std_logic; -SIGNAL \Address[3]~input_o\ : std_logic; -SIGNAL \Address[2]~input_o\ : std_logic; -SIGNAL \Address[1]~input_o\ : std_logic; -SIGNAL \Address[0]~input_o\ : std_logic; -SIGNAL \nOE~input_o\ : std_logic; -SIGNAL \nWE~input_o\ : std_logic; -SIGNAL \nCE~input_o\ : std_logic; -SIGNAL \Data[7]~input_o\ : std_logic; -SIGNAL \Data[6]~input_o\ : std_logic; -SIGNAL \Data[5]~input_o\ : std_logic; -SIGNAL \Data[4]~input_o\ : std_logic; -SIGNAL \Data[3]~input_o\ : std_logic; -SIGNAL \Data[2]~input_o\ : std_logic; -SIGNAL \Data[1]~input_o\ : std_logic; -SIGNAL \Data[0]~input_o\ : std_logic; -SIGNAL \Data[7]~output_o\ : std_logic; -SIGNAL \Data[6]~output_o\ : std_logic; -SIGNAL \Data[5]~output_o\ : std_logic; -SIGNAL \Data[4]~output_o\ : std_logic; -SIGNAL \Data[3]~output_o\ : std_logic; -SIGNAL \Data[2]~output_o\ : std_logic; -SIGNAL \Data[1]~output_o\ : std_logic; -SIGNAL \Data[0]~output_o\ : std_logic; -SIGNAL \FPGA_LED_1~output_o\ : std_logic; SIGNAL \FPGA_CLK~input_o\ : std_logic; SIGNAL \FPGA_CLK~inputclkctrl_outclk\ : std_logic; +SIGNAL \nCE~input_o\ : std_logic; +SIGNAL \Address[5]~input_o\ : std_logic; +SIGNAL \inst3|ce0Prev~q\ : std_logic; +SIGNAL \inst3|addr~5_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[12]~feeder_combout\ : std_logic; +SIGNAL \nWE~input_o\ : std_logic; +SIGNAL \inst3|we0Prev~q\ : std_logic; +SIGNAL \nOE~input_o\ : std_logic; +SIGNAL \inst3|Selector3~3_combout\ : std_logic; +SIGNAL \inst3|Selector3~2_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Writing~q\ : std_logic; +SIGNAL \inst3|memory~48_combout\ : std_logic; +SIGNAL \inst3|oe0Prev~q\ : std_logic; +SIGNAL \inst3|Selector3~0_combout\ : std_logic; +SIGNAL \inst3|Selector3~1_combout\ : std_logic; +SIGNAL \inst3|Selector2~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[11]~feeder_combout\ : std_logic; +SIGNAL \Address[4]~input_o\ : std_logic; +SIGNAL \inst3|addr~4_combout\ : std_logic; +SIGNAL \inst3|memory~37_combout\ : std_logic; +SIGNAL \Address[2]~input_o\ : std_logic; +SIGNAL \inst3|addr~2_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[6]~feeder_combout\ : std_logic; +SIGNAL \Address[3]~input_o\ : std_logic; +SIGNAL \inst3|addr~3_combout\ : std_logic; +SIGNAL \inst3|memory~35_combout\ : std_logic; +SIGNAL \Address[0]~input_o\ : std_logic; +SIGNAL \inst3|addr~0_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[2]~feeder_combout\ : std_logic; +SIGNAL \Address[1]~input_o\ : std_logic; +SIGNAL \inst3|addr~1_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[4]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~34_combout\ : std_logic; +SIGNAL \inst3|memory~36_combout\ : std_logic; +SIGNAL \Address[7]~input_o\ : std_logic; +SIGNAL \inst3|addr~7_combout\ : std_logic; +SIGNAL \Address[6]~input_o\ : std_logic; +SIGNAL \inst3|addr~6_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[13]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[16]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~38_combout\ : std_logic; +SIGNAL \inst3|memory~39_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \Data[0]~input_o\ : std_logic; +SIGNAL \Data[1]~input_o\ : std_logic; +SIGNAL \Data[2]~input_o\ : std_logic; +SIGNAL \Data[3]~input_o\ : std_logic; +SIGNAL \Data[4]~input_o\ : std_logic; +SIGNAL \Data[5]~input_o\ : std_logic; +SIGNAL \Data[6]~input_o\ : std_logic; +SIGNAL \Data[7]~input_o\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[24]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~40_combout\ : std_logic; +SIGNAL \inst3|Selector4~0_combout\ : std_logic; +SIGNAL \inst3|stateMM0.Reading~q\ : std_logic; +SIGNAL \inst3|Selector74~0_combout\ : std_logic; +SIGNAL \inst3|data0[7]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[7]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[7]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[23]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic; +SIGNAL \inst3|memory~41_combout\ : std_logic; +SIGNAL \inst3|data0[6]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[6]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[6]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[22]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~42_combout\ : std_logic; +SIGNAL \inst3|data0[5]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[5]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[5]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic; +SIGNAL \inst3|memory_rtl_0_bypass[21]~feeder_combout\ : std_logic; +SIGNAL \inst3|memory~43_combout\ : std_logic; +SIGNAL \inst3|data0[4]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[4]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[4]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic; +SIGNAL \inst3|memory~44_combout\ : std_logic; +SIGNAL \inst3|data0[3]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[3]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[3]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic; +SIGNAL \inst3|memory~45_combout\ : std_logic; +SIGNAL \inst3|data0[2]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[2]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[2]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic; +SIGNAL \inst3|memory~46_combout\ : std_logic; +SIGNAL \inst3|data0[1]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[1]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[1]~en_q\ : std_logic; +SIGNAL \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic; +SIGNAL \inst3|memory~47_combout\ : std_logic; +SIGNAL \inst3|data0[0]~reg0_q\ : std_logic; +SIGNAL \inst3|data0[0]~enfeeder_combout\ : std_logic; +SIGNAL \inst3|data0[0]~en_q\ : std_logic; SIGNAL \inst2|counter[0]~24_combout\ : std_logic; +SIGNAL \inst2|counter[13]~51\ : std_logic; +SIGNAL \inst2|counter[14]~52_combout\ : std_logic; +SIGNAL \inst2|counter[14]~53\ : std_logic; +SIGNAL \inst2|counter[15]~54_combout\ : std_logic; +SIGNAL \inst2|counter[15]~55\ : std_logic; +SIGNAL \inst2|counter[16]~56_combout\ : std_logic; +SIGNAL \inst2|counter[16]~57\ : std_logic; +SIGNAL \inst2|counter[17]~58_combout\ : std_logic; +SIGNAL \inst2|counter[17]~59\ : std_logic; +SIGNAL \inst2|counter[18]~60_combout\ : std_logic; +SIGNAL \inst2|counter[18]~61\ : std_logic; +SIGNAL \inst2|counter[19]~62_combout\ : std_logic; +SIGNAL \inst2|counter[19]~63\ : std_logic; +SIGNAL \inst2|counter[20]~64_combout\ : std_logic; +SIGNAL \inst2|counter[20]~65\ : std_logic; +SIGNAL \inst2|counter[21]~66_combout\ : std_logic; +SIGNAL \inst2|LessThan0~8_combout\ : std_logic; +SIGNAL \inst2|counter[21]~67\ : std_logic; +SIGNAL \inst2|counter[22]~68_combout\ : std_logic; +SIGNAL \inst2|counter[22]~69\ : std_logic; +SIGNAL \inst2|counter[23]~70_combout\ : std_logic; +SIGNAL \inst2|LessThan0~9_combout\ : std_logic; +SIGNAL \inst2|LessThan0~2_combout\ : std_logic; +SIGNAL \inst2|LessThan0~3_combout\ : std_logic; +SIGNAL \inst2|LessThan0~0_combout\ : std_logic; +SIGNAL \inst2|LessThan0~1_combout\ : std_logic; +SIGNAL \inst2|LessThan0~4_combout\ : std_logic; +SIGNAL \inst2|LessThan0~6_combout\ : std_logic; +SIGNAL \inst2|LessThan0~10_combout\ : std_logic; SIGNAL \inst2|counter[0]~25\ : std_logic; SIGNAL \inst2|counter[1]~26_combout\ : std_logic; SIGNAL \inst2|counter[1]~27\ : std_logic; @@ -143,153 +257,69 @@ SIGNAL \inst2|counter[11]~47\ : std_logic; SIGNAL \inst2|counter[12]~48_combout\ : std_logic; SIGNAL \inst2|counter[12]~49\ : std_logic; SIGNAL \inst2|counter[13]~50_combout\ : std_logic; -SIGNAL \inst2|counter[13]~51\ : std_logic; -SIGNAL \inst2|counter[14]~52_combout\ : std_logic; -SIGNAL \inst2|counter[14]~53\ : std_logic; -SIGNAL \inst2|counter[15]~54_combout\ : std_logic; -SIGNAL \inst2|counter[15]~55\ : std_logic; -SIGNAL \inst2|counter[16]~56_combout\ : std_logic; -SIGNAL \inst2|counter[16]~57\ : std_logic; -SIGNAL \inst2|counter[17]~58_combout\ : std_logic; -SIGNAL \inst2|LessThan0~0_combout\ : std_logic; -SIGNAL \inst2|counter[17]~59\ : std_logic; -SIGNAL \inst2|counter[18]~60_combout\ : std_logic; -SIGNAL \inst2|counter[18]~61\ : std_logic; -SIGNAL \inst2|counter[19]~62_combout\ : std_logic; -SIGNAL \inst2|counter[19]~63\ : std_logic; -SIGNAL \inst2|counter[20]~64_combout\ : std_logic; -SIGNAL \inst2|counter[20]~65\ : std_logic; -SIGNAL \inst2|counter[21]~66_combout\ : std_logic; -SIGNAL \inst2|counter[21]~67\ : std_logic; -SIGNAL \inst2|counter[22]~68_combout\ : std_logic; -SIGNAL \inst2|counter[22]~69\ : std_logic; -SIGNAL \inst2|counter[23]~70_combout\ : std_logic; -SIGNAL \inst2|LessThan0~1_combout\ : std_logic; -SIGNAL \inst2|LessThan0~2_combout\ : std_logic; SIGNAL \inst2|LessThan0~5_combout\ : std_logic; -SIGNAL \inst2|LessThan0~3_combout\ : std_logic; -SIGNAL \inst2|LessThan0~4_combout\ : std_logic; -SIGNAL \inst2|LessThan0~6_combout\ : std_logic; SIGNAL \inst2|LessThan0~7_combout\ : std_logic; -SIGNAL \inst2|LessThan0~8_combout\ : std_logic; SIGNAL \inst2|ledBuf~0_combout\ : std_logic; SIGNAL \inst2|ledBuf~q\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic; +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic; +SIGNAL \inst3|addr\ : std_logic_vector(7 DOWNTO 0); +SIGNAL \inst3|memory_rtl_0_bypass\ : std_logic_vector(0 TO 24); +SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0); SIGNAL \inst2|counter\ : std_logic_vector(23 DOWNTO 0); -SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ : std_logic; +SIGNAL \inst3|ALT_INV_stateMM0.Waiting~q\ : std_logic; SIGNAL \inst2|ALT_INV_ledBuf~q\ : std_logic; BEGIN FPGA_LED_1 <= ww_FPGA_LED_1; ww_FPGA_CLK <= FPGA_CLK; -ww_Address <= Address; -ww_nOE <= nOE; +FPGA_LED_2 <= ww_FPGA_LED_2; +FPGA_LED_3 <= ww_FPGA_LED_3; ww_nWE <= nWE; +ww_nOE <= nOE; ww_nCE <= nCE; +ww_Address <= Address; ww_devoe <= devoe; ww_devclrn <= devclrn; ww_devpor <= devpor; +\inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \FPGA_CLK~input_o\); + +\inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(0); +\inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(1); +\inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(2); +\inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(3); +\inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(4); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Data[7]~input_o\ +& \Data[6]~input_o\ & \Data[5]~input_o\ & \Data[4]~input_o\ & \Data[3]~input_o\ & \Data[2]~input_o\ & \Data[1]~input_o\ & \Data[0]~input_o\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst3|addr\(7) & \inst3|addr\(6) & \inst3|addr\(5) & \inst3|addr\(4) & \inst3|addr\(3) & \inst3|addr\(2) & \inst3|addr\(1) & \inst3|addr\(0)); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst3|addr~7_combout\ & \inst3|addr~6_combout\ & \inst3|addr~5_combout\ & \inst3|addr~4_combout\ & \inst3|addr~3_combout\ & \inst3|addr~2_combout\ & \inst3|addr~1_combout\ & +\inst3|addr~0_combout\); + +\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0); +\inst3|memory_rtl_0|auto_generated|ram_block1a1\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1); +\inst3|memory_rtl_0|auto_generated|ram_block1a2\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2); +\inst3|memory_rtl_0|auto_generated|ram_block1a3\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3); +\inst3|memory_rtl_0|auto_generated|ram_block1a4\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4); +\inst3|memory_rtl_0|auto_generated|ram_block1a5\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5); +\inst3|memory_rtl_0|auto_generated|ram_block1a6\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6); +\inst3|memory_rtl_0|auto_generated|ram_block1a7\ <= \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7); + +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(1)); + +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(0)); + \FPGA_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FPGA_CLK~input_o\); -\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\; +\inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\ <= NOT \inst3|stateMM0.Waiting~_wirecell_combout\; +\inst3|ALT_INV_stateMM0.Waiting~q\ <= NOT \inst3|stateMM0.Waiting~q\; \inst2|ALT_INV_ledBuf~q\ <= NOT \inst2|ledBuf~q\; --- Location: IOOBUF_X18_Y34_N2 -\Data[7]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[7]~output_o\); - --- Location: IOOBUF_X18_Y34_N23 -\Data[6]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[6]~output_o\); - --- Location: IOOBUF_X16_Y34_N2 -\Data[5]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[5]~output_o\); - --- Location: IOOBUF_X16_Y34_N16 -\Data[4]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[4]~output_o\); - --- Location: IOOBUF_X45_Y34_N9 -\Data[3]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[3]~output_o\); - --- Location: IOOBUF_X45_Y34_N16 -\Data[2]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[2]~output_o\); - --- Location: IOOBUF_X45_Y34_N23 -\Data[1]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[1]~output_o\); - --- Location: IOOBUF_X40_Y34_N9 -\Data[0]~output\ : cycloneiii_io_obuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - open_drain_output => "true") --- pragma translate_on -PORT MAP ( - i => VCC, - devoe => ww_devoe, - o => \Data[0]~output_o\); - -- Location: IOOBUF_X53_Y22_N2 \FPGA_LED_1~output\ : cycloneiii_io_obuf -- pragma translate_off @@ -300,7 +330,135 @@ GENERIC MAP ( PORT MAP ( i => \inst2|ALT_INV_ledBuf~q\, devoe => ww_devoe, - o => \FPGA_LED_1~output_o\); + o => ww_FPGA_LED_1); + +-- Location: IOOBUF_X53_Y23_N23 +\FPGA_LED_2~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_2); + +-- Location: IOOBUF_X53_Y23_N16 +\FPGA_LED_3~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\, + devoe => ww_devoe, + o => ww_FPGA_LED_3); + +-- Location: IOOBUF_X18_Y34_N2 +\Data[7]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[7]~reg0_q\, + oe => \inst3|data0[7]~en_q\, + devoe => ww_devoe, + o => Data(7)); + +-- Location: IOOBUF_X18_Y34_N23 +\Data[6]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[6]~reg0_q\, + oe => \inst3|data0[6]~en_q\, + devoe => ww_devoe, + o => Data(6)); + +-- Location: IOOBUF_X16_Y34_N2 +\Data[5]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[5]~reg0_q\, + oe => \inst3|data0[5]~en_q\, + devoe => ww_devoe, + o => Data(5)); + +-- Location: IOOBUF_X16_Y34_N16 +\Data[4]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[4]~reg0_q\, + oe => \inst3|data0[4]~en_q\, + devoe => ww_devoe, + o => Data(4)); + +-- Location: IOOBUF_X45_Y34_N9 +\Data[3]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[3]~reg0_q\, + oe => \inst3|data0[3]~en_q\, + devoe => ww_devoe, + o => Data(3)); + +-- Location: IOOBUF_X45_Y34_N16 +\Data[2]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[2]~reg0_q\, + oe => \inst3|data0[2]~en_q\, + devoe => ww_devoe, + o => Data(2)); + +-- Location: IOOBUF_X45_Y34_N23 +\Data[1]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[1]~reg0_q\, + oe => \inst3|data0[1]~en_q\, + devoe => ww_devoe, + o => Data(1)); + +-- Location: IOOBUF_X40_Y34_N9 +\Data[0]~output\ : cycloneiii_io_obuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + open_drain_output => "false") +-- pragma translate_on +PORT MAP ( + i => \inst3|data0[0]~reg0_q\, + oe => \inst3|data0[0]~en_q\, + devoe => ww_devoe, + o => Data(0)); -- Location: IOIBUF_X0_Y16_N1 \FPGA_CLK~input\ : cycloneiii_io_ibuf @@ -313,7 +471,7 @@ PORT MAP ( i => ww_FPGA_CLK, o => \FPGA_CLK~input_o\); --- Location: CLKCTRL_G4 +-- Location: CLKCTRL_G2 \FPGA_CLK~inputclkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( @@ -326,7 +484,1858 @@ PORT MAP ( devpor => ww_devpor, outclk => \FPGA_CLK~inputclkctrl_outclk\); --- Location: LCCOMB_X51_Y14_N8 +-- Location: IOIBUF_X20_Y34_N15 +\nCE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nCE, + o => \nCE~input_o\); + +-- Location: IOIBUF_X7_Y34_N15 +\Address[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(5), + o => \Address[5]~input_o\); + +-- Location: FF_X27_Y29_N31 +\inst3|ce0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nCE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|ce0Prev~q\); + +-- Location: LCCOMB_X34_Y24_N26 +\inst3|addr~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~5_combout\ = (!\nCE~input_o\ & (\Address[5]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[5]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~5_combout\); + +-- Location: LCCOMB_X32_Y23_N12 +\inst3|memory_rtl_0_bypass[12]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[12]~feeder_combout\ = \inst3|addr~5_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~5_combout\, + combout => \inst3|memory_rtl_0_bypass[12]~feeder_combout\); + +-- Location: IOIBUF_X20_Y34_N8 +\nWE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nWE, + o => \nWE~input_o\); + +-- Location: FF_X27_Y29_N21 +\inst3|we0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nWE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|we0Prev~q\); + +-- Location: IOIBUF_X20_Y34_N1 +\nOE~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_nOE, + o => \nOE~input_o\); + +-- Location: LCCOMB_X27_Y29_N14 +\inst3|Selector3~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~3_combout\ = (\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector3~3_combout\); + +-- Location: LCCOMB_X27_Y29_N30 +\inst3|Selector3~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~2_combout\ = (\inst3|stateMM0.Waiting~q\ & (((\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011101000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Waiting~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector3~2_combout\); + +-- Location: FF_X27_Y29_N15 +\inst3|stateMM0.Writing\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector3~3_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Writing~q\); + +-- Location: LCCOMB_X27_Y29_N20 +\inst3|memory~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~48_combout\ = (!\nWE~input_o\ & (\inst3|we0Prev~q\ & \inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nWE~input_o\, + datac => \inst3|we0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|memory~48_combout\); + +-- Location: FF_X27_Y29_N25 +\inst3|oe0Prev\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \nOE~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|oe0Prev~q\); + +-- Location: LCCOMB_X27_Y29_N24 +\inst3|Selector3~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~0_combout\ = (\nOE~input_o\ & (!\inst3|oe0Prev~q\ & !\inst3|stateMM0.Writing~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datac => \inst3|oe0Prev~q\, + datad => \inst3|stateMM0.Writing~q\, + combout => \inst3|Selector3~0_combout\); + +-- Location: LCCOMB_X27_Y29_N2 +\inst3|Selector3~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector3~1_combout\ = (\inst3|memory~48_combout\) # ((\nCE~input_o\) # (\inst3|Selector3~0_combout\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111101110", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~48_combout\, + datab => \nCE~input_o\, + datad => \inst3|Selector3~0_combout\, + combout => \inst3|Selector3~1_combout\); + +-- Location: LCCOMB_X27_Y29_N8 +\inst3|Selector2~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector2~0_combout\ = (\inst3|stateMM0.Waiting~q\ & (((!\inst3|Selector3~1_combout\)))) # (!\inst3|stateMM0.Waiting~q\ & (\inst3|ce0Prev~q\ & (!\nCE~input_o\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000001011110010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \inst3|stateMM0.Waiting~q\, + datad => \inst3|Selector3~1_combout\, + combout => \inst3|Selector2~0_combout\); + +-- Location: FF_X27_Y29_N9 +\inst3|stateMM0.Waiting\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector2~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Waiting~q\); + +-- Location: FF_X32_Y23_N13 +\inst3|memory_rtl_0_bypass[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[12]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(12)); + +-- Location: FF_X34_Y24_N27 +\inst3|addr[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~5_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(5)); + +-- Location: LCCOMB_X32_Y23_N2 +\inst3|memory_rtl_0_bypass[11]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[11]~feeder_combout\ = \inst3|addr\(5) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(5), + combout => \inst3|memory_rtl_0_bypass[11]~feeder_combout\); + +-- Location: FF_X32_Y23_N3 +\inst3|memory_rtl_0_bypass[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[11]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(11)); + +-- Location: IOIBUF_X14_Y34_N22 +\Address[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(4), + o => \Address[4]~input_o\); + +-- Location: LCCOMB_X34_Y24_N0 +\inst3|addr~4\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~4_combout\ = (!\nCE~input_o\ & (\Address[4]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[4]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~4_combout\); + +-- Location: FF_X32_Y23_N7 +\inst3|memory_rtl_0_bypass[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~4_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(10)); + +-- Location: FF_X34_Y24_N1 +\inst3|addr[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~4_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(4)); + +-- Location: FF_X32_Y23_N1 +\inst3|memory_rtl_0_bypass[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(4), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(9)); + +-- Location: LCCOMB_X32_Y23_N6 +\inst3|memory~37\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~37_combout\ = (\inst3|memory_rtl_0_bypass\(12) & (\inst3|memory_rtl_0_bypass\(11) & (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) # (!\inst3|memory_rtl_0_bypass\(12) & (!\inst3|memory_rtl_0_bypass\(11) & +-- (\inst3|memory_rtl_0_bypass\(10) $ (!\inst3|memory_rtl_0_bypass\(9))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1001000000001001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(12), + datab => \inst3|memory_rtl_0_bypass\(11), + datac => \inst3|memory_rtl_0_bypass\(10), + datad => \inst3|memory_rtl_0_bypass\(9), + combout => \inst3|memory~37_combout\); + +-- Location: IOIBUF_X7_Y34_N8 +\Address[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(2), + o => \Address[2]~input_o\); + +-- Location: LCCOMB_X34_Y24_N12 +\inst3|addr~2\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~2_combout\ = (!\nCE~input_o\ & (\Address[2]~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \nCE~input_o\, + datac => \Address[2]~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~2_combout\); + +-- Location: LCCOMB_X34_Y24_N14 +\inst3|memory_rtl_0_bypass[6]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[6]~feeder_combout\ = \inst3|addr~2_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~2_combout\, + combout => \inst3|memory_rtl_0_bypass[6]~feeder_combout\); + +-- Location: FF_X34_Y24_N15 +\inst3|memory_rtl_0_bypass[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[6]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(6)); + +-- Location: IOIBUF_X7_Y34_N1 +\Address[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(3), + o => \Address[3]~input_o\); + +-- Location: LCCOMB_X34_Y24_N30 +\inst3|addr~3\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~3_combout\ = (\inst3|ce0Prev~q\ & (\Address[3]~input_o\ & !\nCE~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000010001000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \Address[3]~input_o\, + datad => \nCE~input_o\, + combout => \inst3|addr~3_combout\); + +-- Location: FF_X34_Y24_N31 +\inst3|addr[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~3_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(3)); + +-- Location: FF_X27_Y29_N1 +\inst3|memory_rtl_0_bypass[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(3), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(7)); + +-- Location: FF_X34_Y24_N13 +\inst3|addr[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~2_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(2)); + +-- Location: FF_X27_Y29_N23 +\inst3|memory_rtl_0_bypass[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(2), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(5)); + +-- Location: FF_X34_Y24_N5 +\inst3|memory_rtl_0_bypass[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~3_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(8)); + +-- Location: LCCOMB_X27_Y29_N22 +\inst3|memory~35\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~35_combout\ = (\inst3|memory_rtl_0_bypass\(6) & (\inst3|memory_rtl_0_bypass\(5) & (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) # (!\inst3|memory_rtl_0_bypass\(6) & (!\inst3|memory_rtl_0_bypass\(5) & +-- (\inst3|memory_rtl_0_bypass\(7) $ (!\inst3|memory_rtl_0_bypass\(8))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(6), + datab => \inst3|memory_rtl_0_bypass\(7), + datac => \inst3|memory_rtl_0_bypass\(5), + datad => \inst3|memory_rtl_0_bypass\(8), + combout => \inst3|memory~35_combout\); + +-- Location: IOIBUF_X38_Y34_N15 +\Address[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(0), + o => \Address[0]~input_o\); + +-- Location: LCCOMB_X34_Y24_N24 +\inst3|addr~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~0_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[0]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010000000100000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datac => \Address[0]~input_o\, + combout => \inst3|addr~0_combout\); + +-- Location: LCCOMB_X34_Y24_N18 +\inst3|memory_rtl_0_bypass[2]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[2]~feeder_combout\ = \inst3|addr~0_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~0_combout\, + combout => \inst3|memory_rtl_0_bypass[2]~feeder_combout\); + +-- Location: FF_X34_Y24_N19 +\inst3|memory_rtl_0_bypass[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[2]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(2)); + +-- Location: IOIBUF_X14_Y34_N15 +\Address[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(1), + o => \Address[1]~input_o\); + +-- Location: LCCOMB_X34_Y24_N2 +\inst3|addr~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~1_combout\ = (\Address[1]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[1]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~1_combout\); + +-- Location: FF_X34_Y24_N3 +\inst3|addr[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~1_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(1)); + +-- Location: FF_X27_Y29_N29 +\inst3|memory_rtl_0_bypass[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(1), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(3)); + +-- Location: FF_X34_Y24_N25 +\inst3|addr[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~0_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(0)); + +-- Location: FF_X27_Y29_N11 +\inst3|memory_rtl_0_bypass[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(0), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(1)); + +-- Location: LCCOMB_X34_Y24_N16 +\inst3|memory_rtl_0_bypass[4]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[4]~feeder_combout\ = \inst3|addr~1_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~1_combout\, + combout => \inst3|memory_rtl_0_bypass[4]~feeder_combout\); + +-- Location: FF_X34_Y24_N17 +\inst3|memory_rtl_0_bypass[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[4]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(4)); + +-- Location: LCCOMB_X27_Y29_N10 +\inst3|memory~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~34_combout\ = (\inst3|memory_rtl_0_bypass\(2) & (\inst3|memory_rtl_0_bypass\(1) & (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) # (!\inst3|memory_rtl_0_bypass\(2) & (!\inst3|memory_rtl_0_bypass\(1) & +-- (\inst3|memory_rtl_0_bypass\(3) $ (!\inst3|memory_rtl_0_bypass\(4))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000010000100001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(2), + datab => \inst3|memory_rtl_0_bypass\(3), + datac => \inst3|memory_rtl_0_bypass\(1), + datad => \inst3|memory_rtl_0_bypass\(4), + combout => \inst3|memory~34_combout\); + +-- Location: LCCOMB_X27_Y29_N18 +\inst3|memory~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~36_combout\ = (\inst3|memory~35_combout\ & \inst3|memory~34_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst3|memory~35_combout\, + datad => \inst3|memory~34_combout\, + combout => \inst3|memory~36_combout\); + +-- Location: FF_X27_Y29_N17 +\inst3|memory_rtl_0_bypass[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|memory~48_combout\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(0)); + +-- Location: IOIBUF_X38_Y34_N1 +\Address[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(7), + o => \Address[7]~input_o\); + +-- Location: LCCOMB_X34_Y24_N22 +\inst3|addr~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~7_combout\ = (\inst3|ce0Prev~q\ & (!\nCE~input_o\ & \Address[7]~input_o\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|ce0Prev~q\, + datab => \nCE~input_o\, + datad => \Address[7]~input_o\, + combout => \inst3|addr~7_combout\); + +-- Location: FF_X34_Y24_N23 +\inst3|addr[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~7_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(7)); + +-- Location: FF_X34_Y24_N11 +\inst3|memory_rtl_0_bypass[15]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr\(7), + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(15)); + +-- Location: IOIBUF_X14_Y34_N8 +\Address[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => ww_Address(6), + o => \Address[6]~input_o\); + +-- Location: LCCOMB_X34_Y24_N20 +\inst3|addr~6\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|addr~6_combout\ = (\Address[6]~input_o\ & (!\nCE~input_o\ & \inst3|ce0Prev~q\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0010001000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \Address[6]~input_o\, + datab => \nCE~input_o\, + datad => \inst3|ce0Prev~q\, + combout => \inst3|addr~6_combout\); + +-- Location: FF_X34_Y24_N21 +\inst3|addr[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|addr~6_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|addr\(6)); + +-- Location: LCCOMB_X34_Y24_N8 +\inst3|memory_rtl_0_bypass[13]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[13]~feeder_combout\ = \inst3|addr\(6) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr\(6), + combout => \inst3|memory_rtl_0_bypass[13]~feeder_combout\); + +-- Location: FF_X34_Y24_N9 +\inst3|memory_rtl_0_bypass[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[13]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(13)); + +-- Location: FF_X34_Y24_N7 +\inst3|memory_rtl_0_bypass[14]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \inst3|addr~6_combout\, + sload => VCC, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(14)); + +-- Location: LCCOMB_X34_Y24_N28 +\inst3|memory_rtl_0_bypass[16]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[16]~feeder_combout\ = \inst3|addr~7_combout\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|addr~7_combout\, + combout => \inst3|memory_rtl_0_bypass[16]~feeder_combout\); + +-- Location: FF_X34_Y24_N29 +\inst3|memory_rtl_0_bypass[16]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[16]~feeder_combout\, + ena => \inst3|ALT_INV_stateMM0.Waiting~q\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(16)); + +-- Location: LCCOMB_X34_Y24_N6 +\inst3|memory~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~38_combout\ = (\inst3|memory_rtl_0_bypass\(15) & (\inst3|memory_rtl_0_bypass\(16) & (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) # (!\inst3|memory_rtl_0_bypass\(15) & (!\inst3|memory_rtl_0_bypass\(16) & +-- (\inst3|memory_rtl_0_bypass\(13) $ (!\inst3|memory_rtl_0_bypass\(14))))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000001001000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(15), + datab => \inst3|memory_rtl_0_bypass\(13), + datac => \inst3|memory_rtl_0_bypass\(14), + datad => \inst3|memory_rtl_0_bypass\(16), + combout => \inst3|memory~38_combout\); + +-- Location: LCCOMB_X27_Y29_N16 +\inst3|memory~39\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~39_combout\ = (\inst3|memory~37_combout\ & (\inst3|memory~36_combout\ & (\inst3|memory_rtl_0_bypass\(0) & \inst3|memory~38_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1000000000000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory~37_combout\, + datab => \inst3|memory~36_combout\, + datac => \inst3|memory_rtl_0_bypass\(0), + datad => \inst3|memory~38_combout\, + combout => \inst3|memory~39_combout\); + +-- Location: LCCOMB_X35_Y33_N24 +\inst3|stateMM0.Waiting~_wirecell\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|stateMM0.Waiting~_wirecell_combout\ = !\inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000011111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|stateMM0.Waiting~_wirecell_combout\); + +-- Location: IOIBUF_X40_Y34_N8 +\Data[0]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(0), + o => \Data[0]~input_o\); + +-- Location: IOIBUF_X45_Y34_N22 +\Data[1]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(1), + o => \Data[1]~input_o\); + +-- Location: IOIBUF_X45_Y34_N15 +\Data[2]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(2), + o => \Data[2]~input_o\); + +-- Location: IOIBUF_X45_Y34_N8 +\Data[3]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(3), + o => \Data[3]~input_o\); + +-- Location: IOIBUF_X16_Y34_N15 +\Data[4]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(4), + o => \Data[4]~input_o\); + +-- Location: IOIBUF_X16_Y34_N1 +\Data[5]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(5), + o => \Data[5]~input_o\); + +-- Location: IOIBUF_X18_Y34_N22 +\Data[6]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(6), + o => \Data[6]~input_o\); + +-- Location: IOIBUF_X18_Y34_N1 +\Data[7]~input\ : cycloneiii_io_ibuf +-- pragma translate_off +GENERIC MAP ( + bus_hold => "false", + simulate_z_as => "z") +-- pragma translate_on +PORT MAP ( + i => Data(7), + o => \Data[7]~input_o\); + +-- Location: M9K_X33_Y29_N0 +\inst3|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block +-- pragma translate_off +GENERIC MAP ( + data_interleave_offset_in_bits => 1, + data_interleave_width_in_bits => 1, + logical_ram_name => "RAM:inst3|altsyncram:memory_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM", + mixed_port_feed_through_mode => "old", + operation_mode => "dual_port", + port_a_address_clear => "none", + port_a_address_width => 8, + port_a_byte_enable_clock => "none", + port_a_data_out_clear => "none", + port_a_data_out_clock => "none", + port_a_data_width => 36, + port_a_first_address => 0, + port_a_first_bit_number => 0, + port_a_last_address => 255, + port_a_logical_ram_depth => 256, + port_a_logical_ram_width => 8, + port_a_read_during_write_mode => "new_data_with_nbe_read", + port_b_address_clear => "none", + port_b_address_clock => "clock0", + port_b_address_width => 8, + port_b_data_out_clear => "none", + port_b_data_out_clock => "none", + port_b_data_width => 36, + port_b_first_address => 0, + port_b_first_bit_number => 0, + port_b_last_address => 255, + port_b_logical_ram_depth => 256, + port_b_logical_ram_width => 8, + port_b_read_during_write_mode => "new_data_with_nbe_read", + port_b_read_enable_clock => "clock0", + ram_block_type => "M9K") +-- pragma translate_on +PORT MAP ( + portawe => \inst3|memory~48_combout\, + portbre => VCC, + portbaddrstall => \inst3|ALT_INV_stateMM0.Waiting~_wirecell_combout\, + clk0 => \FPGA_CLK~inputclkctrl_outclk\, + portadatain => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\, + portaaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\, + portbaddr => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + portbdataout => \inst3|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\); + +-- Location: LCCOMB_X35_Y29_N24 +\inst3|memory_rtl_0_bypass[24]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[24]~feeder_combout\ = \Data[7]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[7]~input_o\, + combout => \inst3|memory_rtl_0_bypass[24]~feeder_combout\); + +-- Location: FF_X35_Y29_N25 +\inst3|memory_rtl_0_bypass[24]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[24]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(24)); + +-- Location: LCCOMB_X35_Y29_N0 +\inst3|memory~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~40_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(24)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a7\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a7\, + datad => \inst3|memory_rtl_0_bypass\(24), + combout => \inst3|memory~40_combout\); + +-- Location: LCCOMB_X27_Y29_N12 +\inst3|Selector4~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector4~0_combout\ = (!\nOE~input_o\ & (!\nCE~input_o\ & (\inst3|ce0Prev~q\ & !\inst3|stateMM0.Waiting~q\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000010000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \nOE~input_o\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector4~0_combout\); + +-- Location: FF_X27_Y29_N13 +\inst3|stateMM0.Reading\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|Selector4~0_combout\, + ena => \inst3|Selector3~2_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|stateMM0.Reading~q\); + +-- Location: LCCOMB_X27_Y29_N26 +\inst3|Selector74~0\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|Selector74~0_combout\ = (\inst3|stateMM0.Reading~q\) # ((!\inst3|stateMM0.Waiting~q\ & ((\nCE~input_o\) # (!\inst3|ce0Prev~q\)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010101011101111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|stateMM0.Reading~q\, + datab => \nCE~input_o\, + datac => \inst3|ce0Prev~q\, + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|Selector74~0_combout\); + +-- Location: FF_X35_Y29_N1 +\inst3|data0[7]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~40_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N16 +\inst3|data0[7]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[7]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[7]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N17 +\inst3|data0[7]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[7]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[7]~en_q\); + +-- Location: LCCOMB_X35_Y29_N26 +\inst3|memory_rtl_0_bypass[23]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[23]~feeder_combout\ = \Data[6]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[6]~input_o\, + combout => \inst3|memory_rtl_0_bypass[23]~feeder_combout\); + +-- Location: FF_X35_Y29_N27 +\inst3|memory_rtl_0_bypass[23]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[23]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(23)); + +-- Location: LCCOMB_X35_Y29_N18 +\inst3|memory~41\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~41_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(23))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a6\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(23), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a6\, + combout => \inst3|memory~41_combout\); + +-- Location: FF_X35_Y29_N19 +\inst3|data0[6]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~41_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N18 +\inst3|data0[6]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[6]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[6]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N19 +\inst3|data0[6]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[6]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[6]~en_q\); + +-- Location: LCCOMB_X35_Y29_N28 +\inst3|memory_rtl_0_bypass[22]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[22]~feeder_combout\ = \Data[5]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[5]~input_o\, + combout => \inst3|memory_rtl_0_bypass[22]~feeder_combout\); + +-- Location: FF_X35_Y29_N29 +\inst3|memory_rtl_0_bypass[22]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[22]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(22)); + +-- Location: LCCOMB_X35_Y29_N20 +\inst3|memory~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~42_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(22)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a5\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111101000001010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a5\, + datac => \inst3|memory~39_combout\, + datad => \inst3|memory_rtl_0_bypass\(22), + combout => \inst3|memory~42_combout\); + +-- Location: FF_X35_Y29_N21 +\inst3|data0[5]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~42_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N4 +\inst3|data0[5]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[5]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[5]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N5 +\inst3|data0[5]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[5]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[5]~en_q\); + +-- Location: LCCOMB_X35_Y29_N14 +\inst3|memory_rtl_0_bypass[21]~feeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory_rtl_0_bypass[21]~feeder_combout\ = \Data[4]~input_o\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \Data[4]~input_o\, + combout => \inst3|memory_rtl_0_bypass[21]~feeder_combout\); + +-- Location: FF_X35_Y29_N15 +\inst3|memory_rtl_0_bypass[21]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory_rtl_0_bypass[21]~feeder_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(21)); + +-- Location: LCCOMB_X35_Y29_N30 +\inst3|memory~43\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~43_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(21)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a4\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1110001011100010", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0|auto_generated|ram_block1a4\, + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(21), + combout => \inst3|memory~43_combout\); + +-- Location: FF_X35_Y29_N31 +\inst3|data0[4]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~43_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N6 +\inst3|data0[4]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[4]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[4]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N7 +\inst3|data0[4]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[4]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[4]~en_q\); + +-- Location: FF_X35_Y29_N9 +\inst3|memory_rtl_0_bypass[20]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[3]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(20)); + +-- Location: LCCOMB_X35_Y29_N16 +\inst3|memory~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~44_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(20))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a3\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111001111000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0_bypass\(20), + datad => \inst3|memory_rtl_0|auto_generated|ram_block1a3\, + combout => \inst3|memory~44_combout\); + +-- Location: FF_X35_Y29_N17 +\inst3|data0[3]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~44_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N8 +\inst3|data0[3]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[3]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[3]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N9 +\inst3|data0[3]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[3]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[3]~en_q\); + +-- Location: FF_X35_Y29_N11 +\inst3|memory_rtl_0_bypass[19]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[2]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(19)); + +-- Location: LCCOMB_X35_Y29_N2 +\inst3|memory~45\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~45_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(19)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a2\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a2\, + datad => \inst3|memory_rtl_0_bypass\(19), + combout => \inst3|memory~45_combout\); + +-- Location: FF_X35_Y29_N3 +\inst3|data0[2]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~45_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N2 +\inst3|data0[2]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[2]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[2]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N3 +\inst3|data0[2]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[2]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[2]~en_q\); + +-- Location: FF_X35_Y29_N13 +\inst3|memory_rtl_0_bypass[18]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[1]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(18)); + +-- Location: LCCOMB_X35_Y29_N4 +\inst3|memory~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~46_combout\ = (\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0_bypass\(18)))) # (!\inst3|memory~39_combout\ & (\inst3|memory_rtl_0|auto_generated|ram_block1a1\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111110000110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a1\, + datad => \inst3|memory_rtl_0_bypass\(18), + combout => \inst3|memory~46_combout\); + +-- Location: FF_X35_Y29_N5 +\inst3|data0[1]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~46_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N20 +\inst3|data0[1]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[1]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[1]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N21 +\inst3|data0[1]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[1]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[1]~en_q\); + +-- Location: FF_X35_Y29_N23 +\inst3|memory_rtl_0_bypass[17]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + asdata => \Data[0]~input_o\, + sload => VCC, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|memory_rtl_0_bypass\(17)); + +-- Location: LCCOMB_X35_Y29_N6 +\inst3|memory~47\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|memory~47_combout\ = (\inst3|memory~39_combout\ & (\inst3|memory_rtl_0_bypass\(17))) # (!\inst3|memory~39_combout\ & ((\inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1011100010111000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst3|memory_rtl_0_bypass\(17), + datab => \inst3|memory~39_combout\, + datac => \inst3|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\, + combout => \inst3|memory~47_combout\); + +-- Location: FF_X35_Y29_N7 +\inst3|data0[0]~reg0\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|memory~47_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~reg0_q\); + +-- Location: LCCOMB_X35_Y33_N22 +\inst3|data0[0]~enfeeder\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst3|data0[0]~enfeeder_combout\ = \inst3|stateMM0.Waiting~q\ + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111100000000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datad => \inst3|stateMM0.Waiting~q\, + combout => \inst3|data0[0]~enfeeder_combout\); + +-- Location: FF_X35_Y33_N23 +\inst3|data0[0]~en\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst3|data0[0]~enfeeder_combout\, + ena => \inst3|Selector74~0_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst3|data0[0]~en_q\); + +-- Location: LCCOMB_X26_Y29_N8 \inst2|counter[0]~24\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[0]~24_combout\ = \inst2|counter\(0) $ (VCC) @@ -334,427 +2343,16 @@ PORT MAP ( -- pragma translate_off GENERIC MAP ( - lut_mask => "0101010110101010", + lut_mask => "0011001111001100", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(0), + datab => \inst2|counter\(0), datad => VCC, combout => \inst2|counter[0]~24_combout\, cout => \inst2|counter[0]~25\); --- Location: FF_X51_Y14_N9 -\inst2|counter[0]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[0]~24_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(0)); - --- Location: LCCOMB_X51_Y14_N10 -\inst2|counter[1]~26\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) --- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(1), - datad => VCC, - cin => \inst2|counter[0]~25\, - combout => \inst2|counter[1]~26_combout\, - cout => \inst2|counter[1]~27\); - --- Location: FF_X51_Y14_N11 -\inst2|counter[1]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[1]~26_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(1)); - --- Location: LCCOMB_X51_Y14_N12 -\inst2|counter[2]~28\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) --- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(2), - datad => VCC, - cin => \inst2|counter[1]~27\, - combout => \inst2|counter[2]~28_combout\, - cout => \inst2|counter[2]~29\); - --- Location: FF_X51_Y14_N13 -\inst2|counter[2]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[2]~28_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(2)); - --- Location: LCCOMB_X51_Y14_N14 -\inst2|counter[3]~30\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) --- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(3), - datad => VCC, - cin => \inst2|counter[2]~29\, - combout => \inst2|counter[3]~30_combout\, - cout => \inst2|counter[3]~31\); - --- Location: FF_X51_Y14_N15 -\inst2|counter[3]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[3]~30_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(3)); - --- Location: LCCOMB_X51_Y14_N16 -\inst2|counter[4]~32\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) --- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1010010100001010", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(4), - datad => VCC, - cin => \inst2|counter[3]~31\, - combout => \inst2|counter[4]~32_combout\, - cout => \inst2|counter[4]~33\); - --- Location: FF_X51_Y14_N17 -\inst2|counter[4]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[4]~32_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(4)); - --- Location: LCCOMB_X51_Y14_N18 -\inst2|counter[5]~34\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) --- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(5), - datad => VCC, - cin => \inst2|counter[4]~33\, - combout => \inst2|counter[5]~34_combout\, - cout => \inst2|counter[5]~35\); - --- Location: FF_X51_Y14_N19 -\inst2|counter[5]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[5]~34_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(5)); - --- Location: LCCOMB_X51_Y14_N20 -\inst2|counter[6]~36\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) --- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(6), - datad => VCC, - cin => \inst2|counter[5]~35\, - combout => \inst2|counter[6]~36_combout\, - cout => \inst2|counter[6]~37\); - --- Location: FF_X51_Y14_N21 -\inst2|counter[6]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[6]~36_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(6)); - --- Location: LCCOMB_X51_Y14_N22 -\inst2|counter[7]~38\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) --- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0011110000111111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(7), - datad => VCC, - cin => \inst2|counter[6]~37\, - combout => \inst2|counter[7]~38_combout\, - cout => \inst2|counter[7]~39\); - --- Location: FF_X51_Y14_N23 -\inst2|counter[7]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[7]~38_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(7)); - --- Location: LCCOMB_X51_Y14_N24 -\inst2|counter[8]~40\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) --- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(8), - datad => VCC, - cin => \inst2|counter[7]~39\, - combout => \inst2|counter[8]~40_combout\, - cout => \inst2|counter[8]~41\); - --- Location: FF_X51_Y14_N25 -\inst2|counter[8]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[8]~40_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(8)); - --- Location: LCCOMB_X51_Y14_N26 -\inst2|counter[9]~42\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) --- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(9), - datad => VCC, - cin => \inst2|counter[8]~41\, - combout => \inst2|counter[9]~42_combout\, - cout => \inst2|counter[9]~43\); - --- Location: FF_X51_Y14_N27 -\inst2|counter[9]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[9]~42_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(9)); - --- Location: LCCOMB_X51_Y14_N28 -\inst2|counter[10]~44\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) --- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(10), - datad => VCC, - cin => \inst2|counter[9]~43\, - combout => \inst2|counter[10]~44_combout\, - cout => \inst2|counter[10]~45\); - --- Location: FF_X51_Y14_N29 -\inst2|counter[10]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[10]~44_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(10)); - --- Location: LCCOMB_X51_Y14_N30 -\inst2|counter[11]~46\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) --- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0101101001011111", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(11), - datad => VCC, - cin => \inst2|counter[10]~45\, - combout => \inst2|counter[11]~46_combout\, - cout => \inst2|counter[11]~47\); - --- Location: FF_X51_Y14_N31 -\inst2|counter[11]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[11]~46_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(11)); - --- Location: LCCOMB_X51_Y13_N0 -\inst2|counter[12]~48\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) --- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1100001100001100", - sum_lutc_input => "cin") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(12), - datad => VCC, - cin => \inst2|counter[11]~47\, - combout => \inst2|counter[12]~48_combout\, - cout => \inst2|counter[12]~49\); - --- Location: FF_X51_Y13_N1 -\inst2|counter[12]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[12]~48_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(12)); - --- Location: LCCOMB_X51_Y13_N2 +-- Location: LCCOMB_X26_Y28_N2 \inst2|counter[13]~50\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[13]~50_combout\ = (\inst2|counter\(13) & (!\inst2|counter[12]~49\)) # (!\inst2|counter\(13) & ((\inst2|counter[12]~49\) # (GND))) @@ -772,22 +2370,7 @@ PORT MAP ( combout => \inst2|counter[13]~50_combout\, cout => \inst2|counter[13]~51\); --- Location: FF_X51_Y13_N3 -\inst2|counter[13]\ : dffeas --- pragma translate_off -GENERIC MAP ( - is_wysiwyg => "true", - power_up => "low") --- pragma translate_on -PORT MAP ( - clk => \FPGA_CLK~inputclkctrl_outclk\, - d => \inst2|counter[13]~50_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, - devclrn => ww_devclrn, - devpor => ww_devpor, - q => \inst2|counter\(13)); - --- Location: LCCOMB_X51_Y13_N4 +-- Location: LCCOMB_X26_Y28_N4 \inst2|counter[14]~52\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[14]~52_combout\ = (\inst2|counter\(14) & (\inst2|counter[13]~51\ $ (GND))) # (!\inst2|counter\(14) & (!\inst2|counter[13]~51\ & VCC)) @@ -805,7 +2388,7 @@ PORT MAP ( combout => \inst2|counter[14]~52_combout\, cout => \inst2|counter[14]~53\); --- Location: FF_X51_Y13_N5 +-- Location: FF_X26_Y28_N5 \inst2|counter[14]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -815,12 +2398,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[14]~52_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(14)); --- Location: LCCOMB_X51_Y13_N6 +-- Location: LCCOMB_X26_Y28_N6 \inst2|counter[15]~54\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[15]~54_combout\ = (\inst2|counter\(15) & (!\inst2|counter[14]~53\)) # (!\inst2|counter\(15) & ((\inst2|counter[14]~53\) # (GND))) @@ -838,7 +2421,7 @@ PORT MAP ( combout => \inst2|counter[15]~54_combout\, cout => \inst2|counter[15]~55\); --- Location: FF_X51_Y13_N7 +-- Location: FF_X26_Y28_N7 \inst2|counter[15]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -848,12 +2431,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[15]~54_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(15)); --- Location: LCCOMB_X51_Y13_N8 +-- Location: LCCOMB_X26_Y28_N8 \inst2|counter[16]~56\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[16]~56_combout\ = (\inst2|counter\(16) & (\inst2|counter[15]~55\ $ (GND))) # (!\inst2|counter\(16) & (!\inst2|counter[15]~55\ & VCC)) @@ -871,7 +2454,7 @@ PORT MAP ( combout => \inst2|counter[16]~56_combout\, cout => \inst2|counter[16]~57\); --- Location: FF_X51_Y13_N9 +-- Location: FF_X26_Y28_N9 \inst2|counter[16]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -881,12 +2464,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[16]~56_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(16)); --- Location: LCCOMB_X51_Y13_N10 +-- Location: LCCOMB_X26_Y28_N10 \inst2|counter[17]~58\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[17]~58_combout\ = (\inst2|counter\(17) & (!\inst2|counter[16]~57\)) # (!\inst2|counter\(17) & ((\inst2|counter[16]~57\) # (GND))) @@ -904,7 +2487,7 @@ PORT MAP ( combout => \inst2|counter[17]~58_combout\, cout => \inst2|counter[17]~59\); --- Location: FF_X51_Y13_N11 +-- Location: FF_X26_Y28_N11 \inst2|counter[17]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -914,29 +2497,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[17]~58_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(17)); --- Location: LCCOMB_X50_Y13_N20 -\inst2|LessThan0~0\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~0_combout\ = ((!\inst2|counter\(15) & (!\inst2|counter\(16) & !\inst2|counter\(14)))) # (!\inst2|counter\(17)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "0000111100011111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|counter\(16), - datac => \inst2|counter\(17), - datad => \inst2|counter\(14), - combout => \inst2|LessThan0~0_combout\); - --- Location: LCCOMB_X51_Y13_N12 +-- Location: LCCOMB_X26_Y28_N12 \inst2|counter[18]~60\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[18]~60_combout\ = (\inst2|counter\(18) & (\inst2|counter[17]~59\ $ (GND))) # (!\inst2|counter\(18) & (!\inst2|counter[17]~59\ & VCC)) @@ -954,7 +2520,7 @@ PORT MAP ( combout => \inst2|counter[18]~60_combout\, cout => \inst2|counter[18]~61\); --- Location: FF_X51_Y13_N13 +-- Location: FF_X26_Y28_N13 \inst2|counter[18]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -964,12 +2530,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[18]~60_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(18)); --- Location: LCCOMB_X51_Y13_N14 +-- Location: LCCOMB_X26_Y28_N14 \inst2|counter[19]~62\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[19]~62_combout\ = (\inst2|counter\(19) & (!\inst2|counter[18]~61\)) # (!\inst2|counter\(19) & ((\inst2|counter[18]~61\) # (GND))) @@ -987,7 +2553,7 @@ PORT MAP ( combout => \inst2|counter[19]~62_combout\, cout => \inst2|counter[19]~63\); --- Location: FF_X51_Y13_N15 +-- Location: FF_X26_Y28_N15 \inst2|counter[19]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -997,12 +2563,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[19]~62_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(19)); --- Location: LCCOMB_X51_Y13_N16 +-- Location: LCCOMB_X26_Y28_N16 \inst2|counter[20]~64\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[20]~64_combout\ = (\inst2|counter\(20) & (\inst2|counter[19]~63\ $ (GND))) # (!\inst2|counter\(20) & (!\inst2|counter[19]~63\ & VCC)) @@ -1020,7 +2586,7 @@ PORT MAP ( combout => \inst2|counter[20]~64_combout\, cout => \inst2|counter[20]~65\); --- Location: FF_X51_Y13_N17 +-- Location: FF_X26_Y28_N17 \inst2|counter[20]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1030,12 +2596,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[20]~64_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(20)); --- Location: LCCOMB_X51_Y13_N18 +-- Location: LCCOMB_X26_Y28_N18 \inst2|counter[21]~66\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[21]~66_combout\ = (\inst2|counter\(21) & (!\inst2|counter[20]~65\)) # (!\inst2|counter\(21) & ((\inst2|counter[20]~65\) # (GND))) @@ -1053,7 +2619,7 @@ PORT MAP ( combout => \inst2|counter[21]~66_combout\, cout => \inst2|counter[21]~67\); --- Location: FF_X51_Y13_N19 +-- Location: FF_X26_Y28_N19 \inst2|counter[21]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1063,12 +2629,29 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[21]~66_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(21)); --- Location: LCCOMB_X51_Y13_N20 +-- Location: LCCOMB_X26_Y28_N26 +\inst2|LessThan0~8\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~8_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0111111111111111", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(18), + datab => \inst2|counter\(20), + datac => \inst2|counter\(19), + datad => \inst2|counter\(21), + combout => \inst2|LessThan0~8_combout\); + +-- Location: LCCOMB_X26_Y28_N20 \inst2|counter[22]~68\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[22]~68_combout\ = (\inst2|counter\(22) & (\inst2|counter[21]~67\ $ (GND))) # (!\inst2|counter\(22) & (!\inst2|counter[21]~67\ & VCC)) @@ -1086,7 +2669,7 @@ PORT MAP ( combout => \inst2|counter[22]~68_combout\, cout => \inst2|counter[22]~69\); --- Location: FF_X51_Y13_N21 +-- Location: FF_X26_Y28_N21 \inst2|counter[22]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1096,12 +2679,12 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[22]~68_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(22)); --- Location: LCCOMB_X51_Y13_N22 +-- Location: LCCOMB_X26_Y28_N22 \inst2|counter[23]~70\ : cycloneiii_lcell_comb -- Equation(s): -- \inst2|counter[23]~70_combout\ = \inst2|counter\(23) $ (\inst2|counter[22]~69\) @@ -1116,7 +2699,7 @@ PORT MAP ( cin => \inst2|counter[22]~69\, combout => \inst2|counter[23]~70_combout\); --- Location: FF_X51_Y13_N23 +-- Location: FF_X26_Y28_N23 \inst2|counter[23]\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1126,48 +2709,31 @@ GENERIC MAP ( PORT MAP ( clk => \FPGA_CLK~inputclkctrl_outclk\, d => \inst2|counter[23]~70_combout\, - sclr => \inst2|ALT_INV_LessThan0~8_combout\, + sclr => \inst2|LessThan0~10_combout\, devclrn => ww_devclrn, devpor => ww_devpor, q => \inst2|counter\(23)); --- Location: LCCOMB_X51_Y13_N24 -\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N28 +\inst2|LessThan0~9\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~1_combout\ = (((!\inst2|counter\(21)) # (!\inst2|counter\(19))) # (!\inst2|counter\(20))) # (!\inst2|counter\(18)) +-- \inst2|LessThan0~9_combout\ = (\inst2|LessThan0~8_combout\) # ((!\inst2|counter\(22)) # (!\inst2|counter\(23))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0111111111111111", + lut_mask => "1010111111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(18), - datab => \inst2|counter\(20), - datac => \inst2|counter\(19), - datad => \inst2|counter\(21), - combout => \inst2|LessThan0~1_combout\); + dataa => \inst2|LessThan0~8_combout\, + datac => \inst2|counter\(23), + datad => \inst2|counter\(22), + combout => \inst2|LessThan0~9_combout\); --- Location: LCCOMB_X51_Y13_N30 +-- Location: LCCOMB_X25_Y23_N18 \inst2|LessThan0~2\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~2_combout\ = ((\inst2|LessThan0~1_combout\) # (!\inst2|counter\(23))) # (!\inst2|counter\(22)) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111111100111111", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - datab => \inst2|counter\(22), - datac => \inst2|counter\(23), - datad => \inst2|LessThan0~1_combout\, - combout => \inst2|LessThan0~2_combout\); - --- Location: LCCOMB_X51_Y14_N4 -\inst2|LessThan0~5\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(9) & (!\inst2|counter\(8) & (!\inst2|counter\(7) & !\inst2|counter\(10)))) +-- \inst2|LessThan0~2_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(16) & (!\inst2|counter\(15) & !\inst2|counter\(6)))) -- pragma translate_off GENERIC MAP ( @@ -1175,113 +2741,590 @@ GENERIC MAP ( sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(9), - datab => \inst2|counter\(8), - datac => \inst2|counter\(7), - datad => \inst2|counter\(10), - combout => \inst2|LessThan0~5_combout\); + dataa => \inst2|counter\(13), + datab => \inst2|counter\(16), + datac => \inst2|counter\(15), + datad => \inst2|counter\(6), + combout => \inst2|LessThan0~2_combout\); --- Location: LCCOMB_X51_Y14_N0 +-- Location: LCCOMB_X26_Y29_N4 \inst2|LessThan0~3\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(2) & (!\inst2|counter\(4) & ((!\inst2|counter\(1)) # (!\inst2|counter\(0))))) +-- \inst2|LessThan0~3_combout\ = (!\inst2|counter\(7) & (!\inst2|counter\(10) & (!\inst2|counter\(9) & !\inst2|counter\(8)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0000000100010001", + lut_mask => "0000000000000001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(2), - datab => \inst2|counter\(4), - datac => \inst2|counter\(0), - datad => \inst2|counter\(1), + dataa => \inst2|counter\(7), + datab => \inst2|counter\(10), + datac => \inst2|counter\(9), + datad => \inst2|counter\(8), combout => \inst2|LessThan0~3_combout\); --- Location: LCCOMB_X51_Y14_N6 -\inst2|LessThan0~4\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N0 +\inst2|LessThan0~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~4_combout\ = ((\inst2|LessThan0~3_combout\) # ((!\inst2|counter\(4) & !\inst2|counter\(3)))) # (!\inst2|counter\(5)) +-- \inst2|LessThan0~0_combout\ = (!\inst2|counter\(4) & (!\inst2|counter\(2) & ((!\inst2|counter\(0)) # (!\inst2|counter\(1))))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111111100110111", + lut_mask => "0000000000010011", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datab => \inst2|counter\(4), + datac => \inst2|counter\(0), + datad => \inst2|counter\(2), + combout => \inst2|LessThan0~0_combout\); + +-- Location: LCCOMB_X26_Y29_N2 +\inst2|LessThan0~1\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~1_combout\ = (\inst2|LessThan0~0_combout\) # (((!\inst2|counter\(4) & !\inst2|counter\(3))) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100110111111111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(4), - datab => \inst2|counter\(5), + datab => \inst2|LessThan0~0_combout\, datac => \inst2|counter\(3), - datad => \inst2|LessThan0~3_combout\, - combout => \inst2|LessThan0~4_combout\); + datad => \inst2|counter\(5), + combout => \inst2|LessThan0~1_combout\); --- Location: LCCOMB_X51_Y14_N2 -\inst2|LessThan0~6\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y29_N6 +\inst2|LessThan0~4\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~6_combout\ = (!\inst2|counter\(11) & (!\inst2|counter\(6) & (\inst2|LessThan0~5_combout\ & \inst2|LessThan0~4_combout\))) +-- \inst2|LessThan0~4_combout\ = (!\inst2|counter\(11) & (\inst2|LessThan0~2_combout\ & (\inst2|LessThan0~3_combout\ & \inst2|LessThan0~1_combout\))) -- pragma translate_off GENERIC MAP ( - lut_mask => "0001000000000000", + lut_mask => "0100000000000000", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( dataa => \inst2|counter\(11), - datab => \inst2|counter\(6), - datac => \inst2|LessThan0~5_combout\, - datad => \inst2|LessThan0~4_combout\, - combout => \inst2|LessThan0~6_combout\); + datab => \inst2|LessThan0~2_combout\, + datac => \inst2|LessThan0~3_combout\, + datad => \inst2|LessThan0~1_combout\, + combout => \inst2|LessThan0~4_combout\); --- Location: LCCOMB_X51_Y13_N28 -\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Location: LCCOMB_X26_Y28_N24 +\inst2|LessThan0~6\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|LessThan0~7_combout\ = (\inst2|counter\(16)) # ((\inst2|counter\(13)) # ((\inst2|counter\(12) & !\inst2|LessThan0~6_combout\))) +-- \inst2|LessThan0~6_combout\ = ((!\inst2|counter\(14) & (!\inst2|counter\(16) & !\inst2|counter\(15)))) # (!\inst2|counter\(17)) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111101011111110", + lut_mask => "0101010101010111", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( - dataa => \inst2|counter\(16), + dataa => \inst2|counter\(17), + datab => \inst2|counter\(14), + datac => \inst2|counter\(16), + datad => \inst2|counter\(15), + combout => \inst2|LessThan0~6_combout\); + +-- Location: LCCOMB_X26_Y28_N30 +\inst2|LessThan0~10\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~10_combout\ = (!\inst2|LessThan0~5_combout\ & (!\inst2|LessThan0~9_combout\ & (!\inst2|LessThan0~4_combout\ & !\inst2|LessThan0~6_combout\))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|LessThan0~5_combout\, + datab => \inst2|LessThan0~9_combout\, + datac => \inst2|LessThan0~4_combout\, + datad => \inst2|LessThan0~6_combout\, + combout => \inst2|LessThan0~10_combout\); + +-- Location: FF_X26_Y29_N9 +\inst2|counter[0]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[0]~24_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(0)); + +-- Location: LCCOMB_X26_Y29_N10 +\inst2|counter[1]~26\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[1]~26_combout\ = (\inst2|counter\(1) & (!\inst2|counter[0]~25\)) # (!\inst2|counter\(1) & ((\inst2|counter[0]~25\) # (GND))) +-- \inst2|counter[1]~27\ = CARRY((!\inst2|counter[0]~25\) # (!\inst2|counter\(1))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(1), + datad => VCC, + cin => \inst2|counter[0]~25\, + combout => \inst2|counter[1]~26_combout\, + cout => \inst2|counter[1]~27\); + +-- Location: FF_X26_Y29_N11 +\inst2|counter[1]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[1]~26_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(1)); + +-- Location: LCCOMB_X26_Y29_N12 +\inst2|counter[2]~28\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[2]~28_combout\ = (\inst2|counter\(2) & (\inst2|counter[1]~27\ $ (GND))) # (!\inst2|counter\(2) & (!\inst2|counter[1]~27\ & VCC)) +-- \inst2|counter[2]~29\ = CARRY((\inst2|counter\(2) & !\inst2|counter[1]~27\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1010010100001010", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(2), + datad => VCC, + cin => \inst2|counter[1]~27\, + combout => \inst2|counter[2]~28_combout\, + cout => \inst2|counter[2]~29\); + +-- Location: FF_X26_Y29_N13 +\inst2|counter[2]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[2]~28_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(2)); + +-- Location: LCCOMB_X26_Y29_N14 +\inst2|counter[3]~30\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[3]~30_combout\ = (\inst2|counter\(3) & (!\inst2|counter[2]~29\)) # (!\inst2|counter\(3) & ((\inst2|counter[2]~29\) # (GND))) +-- \inst2|counter[3]~31\ = CARRY((!\inst2|counter[2]~29\) # (!\inst2|counter\(3))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(3), + datad => VCC, + cin => \inst2|counter[2]~29\, + combout => \inst2|counter[3]~30_combout\, + cout => \inst2|counter[3]~31\); + +-- Location: FF_X26_Y29_N15 +\inst2|counter[3]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[3]~30_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(3)); + +-- Location: LCCOMB_X26_Y29_N16 +\inst2|counter[4]~32\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[4]~32_combout\ = (\inst2|counter\(4) & (\inst2|counter[3]~31\ $ (GND))) # (!\inst2|counter\(4) & (!\inst2|counter[3]~31\ & VCC)) +-- \inst2|counter[4]~33\ = CARRY((\inst2|counter\(4) & !\inst2|counter[3]~31\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(4), + datad => VCC, + cin => \inst2|counter[3]~31\, + combout => \inst2|counter[4]~32_combout\, + cout => \inst2|counter[4]~33\); + +-- Location: FF_X26_Y29_N17 +\inst2|counter[4]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[4]~32_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(4)); + +-- Location: LCCOMB_X26_Y29_N18 +\inst2|counter[5]~34\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[5]~34_combout\ = (\inst2|counter\(5) & (!\inst2|counter[4]~33\)) # (!\inst2|counter\(5) & ((\inst2|counter[4]~33\) # (GND))) +-- \inst2|counter[5]~35\ = CARRY((!\inst2|counter[4]~33\) # (!\inst2|counter\(5))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0011110000111111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(5), + datad => VCC, + cin => \inst2|counter[4]~33\, + combout => \inst2|counter[5]~34_combout\, + cout => \inst2|counter[5]~35\); + +-- Location: FF_X26_Y29_N19 +\inst2|counter[5]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[5]~34_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(5)); + +-- Location: LCCOMB_X26_Y29_N20 +\inst2|counter[6]~36\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[6]~36_combout\ = (\inst2|counter\(6) & (\inst2|counter[5]~35\ $ (GND))) # (!\inst2|counter\(6) & (!\inst2|counter[5]~35\ & VCC)) +-- \inst2|counter[6]~37\ = CARRY((\inst2|counter\(6) & !\inst2|counter[5]~35\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(6), + datad => VCC, + cin => \inst2|counter[5]~35\, + combout => \inst2|counter[6]~36_combout\, + cout => \inst2|counter[6]~37\); + +-- Location: FF_X26_Y29_N21 +\inst2|counter[6]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[6]~36_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(6)); + +-- Location: LCCOMB_X26_Y29_N22 +\inst2|counter[7]~38\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[7]~38_combout\ = (\inst2|counter\(7) & (!\inst2|counter[6]~37\)) # (!\inst2|counter\(7) & ((\inst2|counter[6]~37\) # (GND))) +-- \inst2|counter[7]~39\ = CARRY((!\inst2|counter[6]~37\) # (!\inst2|counter\(7))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(7), + datad => VCC, + cin => \inst2|counter[6]~37\, + combout => \inst2|counter[7]~38_combout\, + cout => \inst2|counter[7]~39\); + +-- Location: FF_X26_Y29_N23 +\inst2|counter[7]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[7]~38_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(7)); + +-- Location: LCCOMB_X26_Y29_N24 +\inst2|counter[8]~40\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[8]~40_combout\ = (\inst2|counter\(8) & (\inst2|counter[7]~39\ $ (GND))) # (!\inst2|counter\(8) & (!\inst2|counter[7]~39\ & VCC)) +-- \inst2|counter[8]~41\ = CARRY((\inst2|counter\(8) & !\inst2|counter[7]~39\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(8), + datad => VCC, + cin => \inst2|counter[7]~39\, + combout => \inst2|counter[8]~40_combout\, + cout => \inst2|counter[8]~41\); + +-- Location: FF_X26_Y29_N25 +\inst2|counter[8]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[8]~40_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(8)); + +-- Location: LCCOMB_X26_Y29_N26 +\inst2|counter[9]~42\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[9]~42_combout\ = (\inst2|counter\(9) & (!\inst2|counter[8]~41\)) # (!\inst2|counter\(9) & ((\inst2|counter[8]~41\) # (GND))) +-- \inst2|counter[9]~43\ = CARRY((!\inst2|counter[8]~41\) # (!\inst2|counter\(9))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(9), + datad => VCC, + cin => \inst2|counter[8]~41\, + combout => \inst2|counter[9]~42_combout\, + cout => \inst2|counter[9]~43\); + +-- Location: FF_X26_Y29_N27 +\inst2|counter[9]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[9]~42_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(9)); + +-- Location: LCCOMB_X26_Y29_N28 +\inst2|counter[10]~44\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[10]~44_combout\ = (\inst2|counter\(10) & (\inst2|counter[9]~43\ $ (GND))) # (!\inst2|counter\(10) & (!\inst2|counter[9]~43\ & VCC)) +-- \inst2|counter[10]~45\ = CARRY((\inst2|counter\(10) & !\inst2|counter[9]~43\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + datab => \inst2|counter\(10), + datad => VCC, + cin => \inst2|counter[9]~43\, + combout => \inst2|counter[10]~44_combout\, + cout => \inst2|counter[10]~45\); + +-- Location: FF_X26_Y29_N29 +\inst2|counter[10]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[10]~44_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(10)); + +-- Location: LCCOMB_X26_Y29_N30 +\inst2|counter[11]~46\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[11]~46_combout\ = (\inst2|counter\(11) & (!\inst2|counter[10]~45\)) # (!\inst2|counter\(11) & ((\inst2|counter[10]~45\) # (GND))) +-- \inst2|counter[11]~47\ = CARRY((!\inst2|counter[10]~45\) # (!\inst2|counter\(11))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0101101001011111", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(11), + datad => VCC, + cin => \inst2|counter[10]~45\, + combout => \inst2|counter[11]~46_combout\, + cout => \inst2|counter[11]~47\); + +-- Location: FF_X26_Y29_N31 +\inst2|counter[11]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[11]~46_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(11)); + +-- Location: LCCOMB_X26_Y28_N0 +\inst2|counter[12]~48\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|counter[12]~48_combout\ = (\inst2|counter\(12) & (\inst2|counter[11]~47\ $ (GND))) # (!\inst2|counter\(12) & (!\inst2|counter[11]~47\ & VCC)) +-- \inst2|counter[12]~49\ = CARRY((\inst2|counter\(12) & !\inst2|counter[11]~47\)) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1100001100001100", + sum_lutc_input => "cin") +-- pragma translate_on +PORT MAP ( datab => \inst2|counter\(12), - datac => \inst2|counter\(13), + datad => VCC, + cin => \inst2|counter[11]~47\, + combout => \inst2|counter[12]~48_combout\, + cout => \inst2|counter[12]~49\); + +-- Location: FF_X26_Y28_N1 +\inst2|counter[12]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[12]~48_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(12)); + +-- Location: FF_X26_Y28_N3 +\inst2|counter[13]\ : dffeas +-- pragma translate_off +GENERIC MAP ( + is_wysiwyg => "true", + power_up => "low") +-- pragma translate_on +PORT MAP ( + clk => \FPGA_CLK~inputclkctrl_outclk\, + d => \inst2|counter[13]~50_combout\, + sclr => \inst2|LessThan0~10_combout\, + devclrn => ww_devclrn, + devpor => ww_devpor, + q => \inst2|counter\(13)); + +-- Location: LCCOMB_X25_Y23_N4 +\inst2|LessThan0~5\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~5_combout\ = (!\inst2|counter\(13) & (!\inst2|counter\(15) & (!\inst2|counter\(12) & !\inst2|counter\(16)))) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "0000000000000001", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + dataa => \inst2|counter\(13), + datab => \inst2|counter\(15), + datac => \inst2|counter\(12), + datad => \inst2|counter\(16), + combout => \inst2|LessThan0~5_combout\); + +-- Location: LCCOMB_X25_Y23_N6 +\inst2|LessThan0~7\ : cycloneiii_lcell_comb +-- Equation(s): +-- \inst2|LessThan0~7_combout\ = (\inst2|LessThan0~5_combout\) # (\inst2|LessThan0~6_combout\) + +-- pragma translate_off +GENERIC MAP ( + lut_mask => "1111111111110000", + sum_lutc_input => "datac") +-- pragma translate_on +PORT MAP ( + datac => \inst2|LessThan0~5_combout\, datad => \inst2|LessThan0~6_combout\, combout => \inst2|LessThan0~7_combout\); --- Location: LCCOMB_X51_Y13_N26 -\inst2|LessThan0~8\ : cycloneiii_lcell_comb --- Equation(s): --- \inst2|LessThan0~8_combout\ = (\inst2|LessThan0~0_combout\) # ((\inst2|LessThan0~2_combout\) # ((!\inst2|counter\(15) & !\inst2|LessThan0~7_combout\))) - --- pragma translate_off -GENERIC MAP ( - lut_mask => "1111110011111101", - sum_lutc_input => "datac") --- pragma translate_on -PORT MAP ( - dataa => \inst2|counter\(15), - datab => \inst2|LessThan0~0_combout\, - datac => \inst2|LessThan0~2_combout\, - datad => \inst2|LessThan0~7_combout\, - combout => \inst2|LessThan0~8_combout\); - --- Location: LCCOMB_X52_Y13_N0 +-- Location: LCCOMB_X25_Y23_N8 \inst2|ledBuf~0\ : cycloneiii_lcell_comb -- Equation(s): --- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (!\inst2|LessThan0~8_combout\) +-- \inst2|ledBuf~0_combout\ = \inst2|ledBuf~q\ $ (((!\inst2|LessThan0~7_combout\ & (!\inst2|LessThan0~9_combout\ & !\inst2|LessThan0~4_combout\)))) -- pragma translate_off GENERIC MAP ( - lut_mask => "1111000000001111", + lut_mask => "1111000011100001", sum_lutc_input => "datac") -- pragma translate_on PORT MAP ( + dataa => \inst2|LessThan0~7_combout\, + datab => \inst2|LessThan0~9_combout\, datac => \inst2|ledBuf~q\, - datad => \inst2|LessThan0~8_combout\, + datad => \inst2|LessThan0~4_combout\, combout => \inst2|ledBuf~0_combout\); --- Location: FF_X52_Y13_N1 +-- Location: FF_X25_Y23_N9 \inst2|ledBuf\ : dffeas -- pragma translate_off GENERIC MAP ( @@ -1295,232 +3338,124 @@ PORT MAP ( devpor => ww_devpor, q => \inst2|ledBuf~q\); --- Location: IOIBUF_X38_Y34_N1 -\Address[7]~input\ : cycloneiii_io_ibuf +-- Location: PLL_1 +\inst|altpll_component|auto_generated|pll1\ : cycloneiii_pll -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + auto_settings => "false", + bandwidth_type => "medium", + c0_high => 3, + c0_initial => 1, + c0_low => 3, + c0_mode => "even", + c0_ph => 0, + c1_high => 2, + c1_initial => 1, + c1_low => 1, + c1_mode => "odd", + c1_ph => 0, + c1_use_casc_in => "off", + c2_high => 0, + c2_initial => 0, + c2_low => 0, + c2_mode => "bypass", + c2_ph => 0, + c2_use_casc_in => "off", + c3_high => 0, + c3_initial => 0, + c3_low => 0, + c3_mode => "bypass", + c3_ph => 0, + c3_use_casc_in => "off", + c4_high => 0, + c4_initial => 0, + c4_low => 0, + c4_mode => "bypass", + c4_ph => 0, + c4_use_casc_in => "off", + charge_pump_current_bits => 1, + clk0_counter => "c0", + clk0_divide_by => 1, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "0", + clk1_counter => "c1", + clk1_divide_by => 1, + clk1_duty_cycle => 50, + clk1_multiply_by => 8, + clk1_phase_shift => "0", + clk2_counter => "unused", + clk2_divide_by => 0, + clk2_duty_cycle => 50, + clk2_multiply_by => 0, + clk2_phase_shift => "0", + clk3_counter => "unused", + clk3_divide_by => 0, + clk3_duty_cycle => 50, + clk3_multiply_by => 0, + clk3_phase_shift => "0", + clk4_counter => "unused", + clk4_divide_by => 0, + clk4_duty_cycle => 50, + clk4_multiply_by => 0, + clk4_phase_shift => "0", + compensate_clock => "clock0", + inclk0_input_frequency => 40000, + inclk1_input_frequency => 0, + loop_filter_c_bits => 0, + loop_filter_r_bits => 24, + m => 24, + m_initial => 1, + m_ph => 0, + n => 1, + operation_mode => "normal", + pfd_max => 200000, + pfd_min => 3076, + pll_compensation_delay => 3418, + self_reset_on_loss_lock => "off", + simulation_type => "timing", + switch_over_type => "auto", + vco_center => 1538, + vco_divide_by => 0, + vco_frequency_control => "auto", + vco_max => 3333, + vco_min => 1538, + vco_multiply_by => 0, + vco_phase_shift_step => 208, + vco_post_scale => 2) -- pragma translate_on PORT MAP ( - i => ww_Address(7), - o => \Address[7]~input_o\); + areset => GND, + fbin => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + inclk => \inst|altpll_component|auto_generated|pll1_INCLK_bus\, + fbout => \inst|altpll_component|auto_generated|wire_pll1_fbout\, + clk => \inst|altpll_component|auto_generated|pll1_CLK_bus\); --- Location: IOIBUF_X14_Y34_N8 -\Address[6]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G3 +\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(6), - o => \Address[6]~input_o\); + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\); --- Location: IOIBUF_X7_Y34_N15 -\Address[5]~input\ : cycloneiii_io_ibuf +-- Location: CLKCTRL_G4 +\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl -- pragma translate_off GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") + clock_type => "global clock", + ena_register_mode => "none") -- pragma translate_on PORT MAP ( - i => ww_Address(5), - o => \Address[5]~input_o\); - --- Location: IOIBUF_X14_Y34_N22 -\Address[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(4), - o => \Address[4]~input_o\); - --- Location: IOIBUF_X7_Y34_N1 -\Address[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(3), - o => \Address[3]~input_o\); - --- Location: IOIBUF_X7_Y34_N8 -\Address[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(2), - o => \Address[2]~input_o\); - --- Location: IOIBUF_X14_Y34_N15 -\Address[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(1), - o => \Address[1]~input_o\); - --- Location: IOIBUF_X38_Y34_N15 -\Address[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_Address(0), - o => \Address[0]~input_o\); - --- Location: IOIBUF_X20_Y34_N1 -\nOE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nOE, - o => \nOE~input_o\); - --- Location: IOIBUF_X20_Y34_N8 -\nWE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nWE, - o => \nWE~input_o\); - --- Location: IOIBUF_X20_Y34_N15 -\nCE~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => ww_nCE, - o => \nCE~input_o\); - --- Location: IOIBUF_X18_Y34_N1 -\Data[7]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(7), - o => \Data[7]~input_o\); - --- Location: IOIBUF_X18_Y34_N22 -\Data[6]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(6), - o => \Data[6]~input_o\); - --- Location: IOIBUF_X16_Y34_N1 -\Data[5]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(5), - o => \Data[5]~input_o\); - --- Location: IOIBUF_X16_Y34_N15 -\Data[4]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(4), - o => \Data[4]~input_o\); - --- Location: IOIBUF_X45_Y34_N8 -\Data[3]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(3), - o => \Data[3]~input_o\); - --- Location: IOIBUF_X45_Y34_N15 -\Data[2]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(2), - o => \Data[2]~input_o\); - --- Location: IOIBUF_X45_Y34_N22 -\Data[1]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(1), - o => \Data[1]~input_o\); - --- Location: IOIBUF_X40_Y34_N8 -\Data[0]~input\ : cycloneiii_io_ibuf --- pragma translate_off -GENERIC MAP ( - bus_hold => "false", - simulate_z_as => "z") --- pragma translate_on -PORT MAP ( - i => Data(0), - o => \Data[0]~input_o\); - -ww_FPGA_LED_1 <= \FPGA_LED_1~output_o\; - -Data(7) <= \Data[7]~output_o\; - -Data(6) <= \Data[6]~output_o\; - -Data(5) <= \Data[5]~output_o\; - -Data(4) <= \Data[4]~output_o\; - -Data(3) <= \Data[3]~output_o\; - -Data(2) <= \Data[2]~output_o\; - -Data(1) <= \Data[1]~output_o\; - -Data(0) <= \Data[0]~output_o\; + inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\, + devclrn => ww_devclrn, + devpor => ww_devpor, + outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\); END structure; diff --git a/MainController/simulation/modelsim/MainController_min_1200mv_0c_vhd_fast.sdo b/MainController/simulation/modelsim/MainController_min_1200mv_0c_vhd_fast.sdo index ac15010..311eaa2 100644 --- a/MainController/simulation/modelsim/MainController_min_1200mv_0c_vhd_fast.sdo +++ b/MainController/simulation/modelsim/MainController_min_1200mv_0c_vhd_fast.sdo @@ -29,7 +29,7 @@ (DELAYFILE (SDFVERSION "2.1") (DESIGN "MainController") - (DATE "03/12/2024 16:24:29") + (DATE "03/12/2024 17:46:57") (VENDOR "Altera") (PROGRAM "Quartus II 64-Bit") (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version") @@ -41,11 +41,127 @@ (INSTANCE \\FPGA_LED_1\~output\\) (DELAY (ABSOLUTE - (PORT i (677:677:677) (604:604:604)) + (PORT i (999:999:999) (882:882:882)) (IOPATH i o (1309:1309:1309) (1354:1354:1354)) ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_2\~output\\) + (DELAY + (ABSOLUTE + (PORT i (767:767:767) (796:796:796)) + (IOPATH i o (1442:1442:1442) (1378:1378:1378)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_3\~output\\) + (DELAY + (ABSOLUTE + (PORT i (766:766:766) (796:796:796)) + (IOPATH i o (1442:1442:1442) (1378:1378:1378)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[7\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (800:800:800) (917:917:917)) + (PORT oe (800:800:800) (910:910:910)) + (IOPATH i o (1377:1377:1377) (1324:1324:1324)) + (IOPATH oe o (2177:2177:2177) (2158:2158:2158)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[6\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (673:673:673) (784:784:784)) + (PORT oe (756:756:756) (893:893:893)) + (IOPATH i o (2906:2906:2906) (2614:2614:2614)) + (IOPATH oe o (2177:2177:2177) (2158:2158:2158)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[5\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1051:1051:1051) (1197:1197:1197)) + (PORT oe (911:911:911) (1044:1044:1044)) + (IOPATH i o (1377:1377:1377) (1324:1324:1324)) + (IOPATH oe o (2177:2177:2177) (2158:2158:2158)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[4\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1155:1155:1155) (1330:1330:1330)) + (PORT oe (904:904:904) (1046:1046:1046)) + (IOPATH i o (1377:1377:1377) (1324:1324:1324)) + (IOPATH oe o (2177:2177:2177) (2158:2158:2158)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[3\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (657:657:657) (730:730:730)) + (PORT oe (604:604:604) (680:680:680)) + (IOPATH i o (1397:1397:1397) (1344:1344:1344)) + (IOPATH oe o (2197:2197:2197) (2178:2178:2178)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[2\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (691:691:691) (778:778:778)) + (PORT oe (581:581:581) (658:658:658)) + (IOPATH i o (1397:1397:1397) (1344:1344:1344)) + (IOPATH oe o (2197:2197:2197) (2178:2178:2178)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[1\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (636:636:636) (708:708:708)) + (PORT oe (613:613:613) (686:686:686)) + (IOPATH i o (1397:1397:1397) (1344:1344:1344)) + (IOPATH oe o (2197:2197:2197) (2178:2178:2178)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[0\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (525:525:525) (594:594:594)) + (PORT oe (482:482:482) (538:538:538)) + (IOPATH i o (1387:1387:1387) (1334:1334:1334)) + (IOPATH oe o (2187:2187:2187) (2168:2168:2168)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_io_ibuf") (INSTANCE \\FPGA_CLK\~input\\) @@ -64,394 +180,1818 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nCE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (323:323:323) (882:882:882)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|ce0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (2271:2271:2271) (2568:2568:2568)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~5\\) + (DELAY + (ABSOLUTE + (PORT datab (2024:2024:2024) (2305:2305:2305)) + (PORT datac (2107:2107:2107) (2388:2388:2388)) + (PORT datad (794:794:794) (904:904:904)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (463:463:463) (532:532:532)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nWE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (323:323:323) (882:882:882)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|we0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (2053:2053:2053) (2275:2275:2275)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nOE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (323:323:323) (882:882:882)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (1939:1939:1939) (2201:2201:2201)) + (PORT datab (2108:2108:2108) (2408:2408:2408)) + (PORT datac (143:143:143) (192:192:192)) + (PORT datad (241:241:241) (296:296:296)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~2\\) + (DELAY + (ABSOLUTE + (PORT dataa (258:258:258) (326:326:326)) + (PORT datab (2113:2113:2113) (2414:2414:2414)) + (PORT datad (98:98:98) (117:117:117)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Writing\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (608:608:608) (661:661:661)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (1890:1890:1890) (2122:2122:2122)) + (PORT datad (220:220:220) (269:269:269)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|oe0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (2295:2295:2295) (2597:2597:2597)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (2140:2140:2140) (2446:2446:2446)) + (PORT datad (220:220:220) (268:268:268)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (223:223:223) (266:266:266)) + (PORT datab (2106:2106:2106) (2406:2406:2406)) + (PORT datad (93:93:93) (110:110:110)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (168:168:168) (167:167:167)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector2\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (162:162:162) (217:217:217)) + (PORT datab (2107:2107:2107) (2407:2407:2407)) + (PORT datad (94:94:94) (113:113:113)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Waiting\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (921:921:921) (926:926:926)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1867:1867:1867) (1696:1696:1696)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (506:506:506) (589:589:589)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (921:921:921) (926:926:926)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~4\\) + (DELAY + (ABSOLUTE + (PORT datab (2028:2028:2028) (2310:2310:2310)) + (PORT datac (2004:2004:2004) (2289:2289:2289)) + (PORT datad (787:787:787) (896:896:896)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (921:921:921) (926:926:926)) + (PORT asdata (653:653:653) (726:726:726)) + (PORT ena (1867:1867:1867) (1696:1696:1696)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (921:921:921) (926:926:926)) + (PORT asdata (688:688:688) (775:775:775)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~37\\) + (DELAY + (ABSOLUTE + (PORT dataa (130:130:130) (180:180:180)) + (PORT datab (129:129:129) (177:177:177)) + (PORT datad (116:116:116) (153:153:153)) + (IOPATH dataa combout (188:188:188) (196:196:196)) + (IOPATH datab combout (190:190:190) (197:197:197)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~2\\) + (DELAY + (ABSOLUTE + (PORT datab (2025:2025:2025) (2308:2308:2308)) + (PORT datac (2129:2129:2129) (2414:2414:2414)) + (PORT datad (788:788:788) (897:897:897)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (103:103:103) (120:120:120)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (809:809:809) (932:932:932)) + (PORT datab (2119:2119:2119) (2404:2404:2404)) + (PORT datad (2005:2005:2005) (2280:2280:2280)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (168:168:168) (167:167:167)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (978:978:978) (1122:1122:1122)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (977:977:977) (1101:1101:1101)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT asdata (282:282:282) (301:301:301)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~35\\) + (DELAY + (ABSOLUTE + (PORT dataa (817:817:817) (961:961:961)) + (PORT datab (132:132:132) (181:181:181)) + (PORT datad (772:772:772) (902:902:902)) + (IOPATH dataa combout (188:188:188) (179:179:179)) + (IOPATH datab combout (166:166:166) (174:174:174)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (806:806:806) (929:929:929)) + (PORT datab (2024:2024:2024) (2306:2306:2306)) + (PORT datac (1900:1900:1900) (2136:2136:2136)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (103:103:103) (121:121:121)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (343:343:343) (902:902:902)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (2026:2026:2026) (2308:2308:2308)) + (PORT datab (2027:2027:2027) (2310:2310:2310)) + (PORT datad (787:787:787) (896:896:896)) + (IOPATH dataa combout (166:166:166) (159:159:159)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (1015:1015:1015) (1167:1167:1167)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (952:952:952) (1075:1075:1075)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (105:105:105) (122:122:122)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~34\\) + (DELAY + (ABSOLUTE + (PORT dataa (776:776:776) (893:893:893)) + (PORT datab (131:131:131) (180:180:180)) + (PORT datad (768:768:768) (877:877:877)) + (IOPATH dataa combout (188:188:188) (179:179:179)) + (IOPATH datab combout (166:166:166) (174:174:174)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~36\\) + (DELAY + (ABSOLUTE + (PORT datac (89:89:89) (111:111:111)) + (PORT datad (90:90:90) (108:108:108)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT asdata (383:383:383) (414:414:414)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~7\\) + (DELAY + (ABSOLUTE + (PORT dataa (806:806:806) (929:929:929)) + (PORT datab (2025:2025:2025) (2307:2307:2307)) + (PORT datad (1906:1906:1906) (2152:2152:2152)) + (IOPATH dataa combout (166:166:166) (159:159:159)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[15\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT asdata (307:307:307) (346:346:346)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (343:343:343) (902:902:902)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~6\\) + (DELAY + (ABSOLUTE + (PORT dataa (2002:2002:2002) (2268:2268:2268)) + (PORT datab (2025:2025:2025) (2306:2306:2306)) + (PORT datad (793:793:793) (903:903:903)) + (IOPATH dataa combout (166:166:166) (159:159:159)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (130:130:130) (167:167:167)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[14\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT asdata (344:344:344) (370:370:370)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (163:163:163) (190:190:190)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\\) + (DELAY + (ABSOLUTE + (PORT clk (916:916:916) (922:922:922)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1557:1557:1557) (1425:1425:1425)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (130:130:130) (180:180:180)) + (PORT datab (129:129:129) (176:176:176)) + (PORT datad (119:119:119) (156:156:156)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH datab combout (188:188:188) (177:177:177)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~39\\) + (DELAY + (ABSOLUTE + (PORT dataa (612:612:612) (707:707:707)) + (PORT datab (102:102:102) (131:131:131)) + (PORT datad (750:750:750) (848:848:848)) + (IOPATH dataa combout (159:159:159) (163:163:163)) + (IOPATH datab combout (161:161:161) (167:167:167)) + (IOPATH datac combout (190:190:190) (195:195:195)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|stateMM0\.Waiting\~_wirecell\\) + (DELAY + (ABSOLUTE + (PORT datad (655:655:655) (750:750:750)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (343:343:343) (902:902:902)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (353:353:353) (912:912:912)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (333:333:333) (892:892:892)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1910:1910:1910) (2155:2155:2155)) + (PORT d[1] (1999:1999:1999) (2265:2265:2265)) + (PORT d[2] (2121:2121:2121) (2408:2408:2408)) + (PORT d[3] (2111:2111:2111) (2384:2384:2384)) + (PORT d[4] (1990:1990:1990) (2257:2257:2257)) + (PORT d[5] (2029:2029:2029) (2297:2297:2297)) + (PORT d[6] (1996:1996:1996) (2244:2244:2244)) + (PORT d[7] (2132:2132:2132) (2400:2400:2400)) + (PORT clk (1111:1111:1111) (1130:1130:1130)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (104:104:104)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (883:883:883) (1003:1003:1003)) + (PORT d[1] (872:872:872) (1006:1006:1006)) + (PORT d[2] (662:662:662) (768:768:768)) + (PORT d[3] (884:884:884) (1027:1027:1027)) + (PORT d[4] (621:621:621) (705:705:705)) + (PORT d[5] (588:588:588) (690:690:690)) + (PORT d[6] (839:839:839) (955:955:955)) + (PORT d[7] (692:692:692) (798:798:798)) + (PORT clk (1109:1109:1109) (1128:1128:1128)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (104:104:104)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (623:623:623) (641:641:641)) + (PORT clk (1109:1109:1109) (1128:1128:1128)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (104:104:104)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a) + (DELAY + (ABSOLUTE + (PORT clk (1111:1111:1111) (1130:1130:1130)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2124:2124:2124) (2143:2143:2143)) + (IOPATH (posedge clk) pulse (0:0:0) (987:987:987)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register) + (DELAY + (ABSOLUTE + (PORT d[0] (535:535:535) (611:611:611)) + (PORT d[1] (565:565:565) (644:644:644)) + (PORT d[2] (550:550:550) (628:628:628)) + (PORT d[3] (555:555:555) (634:634:634)) + (PORT d[4] (504:504:504) (577:577:577)) + (PORT d[5] (682:682:682) (780:780:780)) + (PORT d[6] (529:529:529) (611:611:611)) + (PORT d[7] (532:532:532) (602:602:602)) + (PORT clk (1111:1111:1111) (1130:1130:1130)) + (PORT stall (753:753:753) (713:713:713)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (104:104:104)) + (HOLD stall (posedge clk) (104:104:104)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b) + (DELAY + (ABSOLUTE + (PORT clk (1111:1111:1111) (1130:1130:1130)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (1112:1112:1112) (1131:1131:1131)) + (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1949:1949:1949) (2197:2197:2197)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (481:481:481) (554:554:554)) + (PORT datac (309:309:309) (352:352:352)) + (PORT datad (120:120:120) (157:157:157)) + (IOPATH datab combout (166:166:166) (176:176:176)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector4\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (1938:1938:1938) (2200:2200:2200)) + (PORT datab (2107:2107:2107) (2407:2407:2407)) + (PORT datac (144:144:144) (195:195:195)) + (PORT datad (240:240:240) (293:293:293)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Reading\\) + (DELAY + (ABSOLUTE + (PORT clk (928:928:928) (933:933:933)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (608:608:608) (661:661:661)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector74\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (131:131:131) (183:183:183)) + (PORT datab (2112:2112:2112) (2412:2412:2412)) + (PORT datac (140:140:140) (188:188:188)) + (PORT datad (244:244:244) (298:298:298)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (168:168:168) (167:167:167)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[7\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (654:654:654) (749:749:749)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1939:1939:1939) (2184:2184:2184)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~41\\) + (DELAY + (ABSOLUTE + (PORT dataa (131:131:131) (183:183:183)) + (PORT datab (480:480:480) (558:558:558)) + (PORT datac (284:284:284) (317:317:317)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (190:190:190) (188:188:188)) + (IOPATH datac combout (119:119:119) (124:124:124)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[6\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (653:653:653) (748:748:748)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1989:1989:1989) (2247:2247:2247)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (568:568:568) (636:636:636)) + (PORT datac (464:464:464) (536:536:536)) + (PORT datad (117:117:117) (154:154:154)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[5\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (650:650:650) (740:740:740)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1962:1962:1962) (2223:2223:2223)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~43\\) + (DELAY + (ABSOLUTE + (PORT dataa (335:335:335) (382:382:382)) + (PORT datab (481:481:481) (555:555:555)) + (PORT datac (117:117:117) (160:160:160)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (188:188:188) (177:177:177)) + (IOPATH datac combout (119:119:119) (124:124:124)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[4\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (651:651:651) (742:742:742)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[20\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT asdata (2106:2106:2106) (2356:2356:2356)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (480:480:480) (555:555:555)) + (PORT datac (117:117:117) (158:158:158)) + (PORT datad (303:303:303) (341:341:341)) + (IOPATH datab combout (188:188:188) (177:177:177)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[3\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (652:652:652) (742:742:742)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[19\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT asdata (2109:2109:2109) (2370:2370:2370)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~45\\) + (DELAY + (ABSOLUTE + (PORT datab (481:481:481) (553:553:553)) + (PORT datac (287:287:287) (321:321:321)) + (PORT datad (117:117:117) (153:153:153)) + (IOPATH datab combout (166:166:166) (176:176:176)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[2\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (649:649:649) (744:744:744)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[18\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT asdata (2125:2125:2125) (2388:2388:2388)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~46\\) + (DELAY + (ABSOLUTE + (PORT datab (479:479:479) (553:553:553)) + (PORT datac (280:280:280) (312:312:312)) + (PORT datad (117:117:117) (153:153:153)) + (IOPATH datab combout (166:166:166) (176:176:176)) + (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[1\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (654:654:654) (749:749:749)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[17\]\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT asdata (2002:2002:2002) (2212:2212:2212)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~47\\) + (DELAY + (ABSOLUTE + (PORT dataa (133:133:133) (183:183:183)) + (PORT datab (479:479:479) (553:553:553)) + (PORT datac (297:297:297) (336:336:336)) + (IOPATH dataa combout (170:170:170) (163:163:163)) + (IOPATH datab combout (190:190:190) (188:188:188)) + (IOPATH datac combout (119:119:119) (124:124:124)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (923:923:923) (928:928:928)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1564:1564:1564) (1724:1724:1724)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[0\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (655:655:655) (751:751:751)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (927:927:927) (932:932:932)) + (PORT d (37:37:37) (50:50:50)) + (PORT ena (1277:1277:1277) (1403:1403:1403)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD ena (posedge clk) (84:84:84)) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[0\]\~24\\) (DELAY (ABSOLUTE - (PORT dataa (211:211:211) (266:266:266)) - (IOPATH dataa combout (186:186:186) (180:180:180)) - (IOPATH dataa cout (226:226:226) (171:171:171)) - (IOPATH datad combout (68:68:68) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[0\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[1\]\~26\\) - (DELAY - (ABSOLUTE - (PORT datab (212:212:212) (265:265:265)) - (IOPATH datab combout (166:166:166) (176:176:176)) + (PORT datab (135:135:135) (183:183:183)) + (IOPATH datab combout (192:192:192) (181:181:181)) (IOPATH datab cout (227:227:227) (175:175:175)) (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[1\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[2\]\~28\\) - (DELAY - (ABSOLUTE - (PORT datab (209:209:209) (265:265:265)) - (IOPATH datab combout (192:192:192) (177:177:177)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[2\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[3\]\~30\\) - (DELAY - (ABSOLUTE - (PORT datab (134:134:134) (184:184:184)) - (IOPATH datab combout (166:166:166) (176:176:176)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[3\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1150:1150:1150)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[4\]\~32\\) - (DELAY - (ABSOLUTE - (PORT dataa (217:217:217) (273:273:273)) - (IOPATH dataa combout (186:186:186) (175:175:175)) - (IOPATH dataa cout (226:226:226) (171:171:171)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[4\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[5\]\~34\\) - (DELAY - (ABSOLUTE - (PORT datab (134:134:134) (185:185:185)) - (IOPATH datab combout (166:166:166) (176:176:176)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[5\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[6\]\~36\\) - (DELAY - (ABSOLUTE - (PORT datab (134:134:134) (184:184:184)) - (IOPATH datab combout (192:192:192) (177:177:177)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[6\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1150:1150:1150)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[7\]\~38\\) - (DELAY - (ABSOLUTE - (PORT datab (211:211:211) (265:265:265)) - (IOPATH datab combout (166:166:166) (176:176:176)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[7\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[8\]\~40\\) - (DELAY - (ABSOLUTE - (PORT datab (134:134:134) (183:183:183)) - (IOPATH datab combout (192:192:192) (177:177:177)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[8\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[9\]\~42\\) - (DELAY - (ABSOLUTE - (PORT dataa (135:135:135) (187:187:187)) - (IOPATH dataa combout (165:165:165) (173:173:173)) - (IOPATH dataa cout (226:226:226) (171:171:171)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[9\]\\) - (DELAY - (ABSOLUTE - (PORT clk (918:918:918) (925:925:925)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[10\]\~44\\) - (DELAY - (ABSOLUTE - (PORT datab (133:133:133) (182:182:182)) - (IOPATH datab combout (192:192:192) (177:177:177)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[10\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1150:1150:1150)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[11\]\~46\\) - (DELAY - (ABSOLUTE - (PORT dataa (134:134:134) (187:187:187)) - (IOPATH dataa combout (165:165:165) (173:173:173)) - (IOPATH dataa cout (226:226:226) (171:171:171)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[11\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1150:1150:1150)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (612:612:612) (611:611:611)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[12\]\~48\\) - (DELAY - (ABSOLUTE - (PORT datab (133:133:133) (183:183:183)) - (IOPATH datab combout (192:192:192) (177:177:177)) - (IOPATH datab cout (227:227:227) (175:175:175)) - (IOPATH datad combout (68:68:68) (63:63:63)) - (IOPATH cin combout (187:187:187) (204:204:204)) - (IOPATH cin cout (34:34:34) (34:34:34)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[12\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[13\]\~50\\) @@ -466,28 +2006,12 @@ ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[13\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) - (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) - (IOPATH (posedge clk) q (105:105:105) (105:105:105)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (84:84:84)) - (HOLD sclr (posedge clk) (84:84:84)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[14\]\~52\\) (DELAY (ABSOLUTE - (PORT datab (141:141:141) (189:189:189)) + (PORT datab (134:134:134) (184:184:184)) (IOPATH datab combout (192:192:192) (177:177:177)) (IOPATH datab cout (227:227:227) (175:175:175)) (IOPATH datad combout (68:68:68) (63:63:63)) @@ -501,9 +2025,9 @@ (INSTANCE \\inst2\|counter\[14\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -517,7 +2041,7 @@ (INSTANCE \\inst2\|counter\[15\]\~54\\) (DELAY (ABSOLUTE - (PORT dataa (147:147:147) (199:199:199)) + (PORT dataa (146:146:146) (198:198:198)) (IOPATH dataa combout (165:165:165) (173:173:173)) (IOPATH dataa cout (226:226:226) (171:171:171)) (IOPATH datad combout (68:68:68) (63:63:63)) @@ -531,9 +2055,9 @@ (INSTANCE \\inst2\|counter\[15\]\\) (DELAY (ABSOLUTE - (PORT clk (917:917:917) (925:925:925)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -547,7 +2071,7 @@ (INSTANCE \\inst2\|counter\[16\]\~56\\) (DELAY (ABSOLUTE - (PORT datab (142:142:142) (189:189:189)) + (PORT datab (147:147:147) (196:196:196)) (IOPATH datab combout (192:192:192) (177:177:177)) (IOPATH datab cout (227:227:227) (175:175:175)) (IOPATH datad combout (68:68:68) (63:63:63)) @@ -561,9 +2085,9 @@ (INSTANCE \\inst2\|counter\[16\]\\) (DELAY (ABSOLUTE - (PORT clk (917:917:917) (925:925:925)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -577,7 +2101,7 @@ (INSTANCE \\inst2\|counter\[17\]\~58\\) (DELAY (ABSOLUTE - (PORT dataa (143:143:143) (194:194:194)) + (PORT dataa (136:136:136) (189:189:189)) (IOPATH dataa combout (165:165:165) (173:173:173)) (IOPATH dataa cout (226:226:226) (171:171:171)) (IOPATH datad combout (68:68:68) (63:63:63)) @@ -591,9 +2115,9 @@ (INSTANCE \\inst2\|counter\[17\]\\) (DELAY (ABSOLUTE - (PORT clk (917:917:917) (925:925:925)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -602,22 +2126,6 @@ (HOLD sclr (posedge clk) (84:84:84)) ) ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~0\\) - (DELAY - (ABSOLUTE - (PORT dataa (331:331:331) (397:397:397)) - (PORT datab (233:233:233) (291:291:291)) - (PORT datac (200:200:200) (249:249:249)) - (PORT datad (212:212:212) (260:260:260)) - (IOPATH dataa combout (158:158:158) (157:157:157)) - (IOPATH datab combout (160:160:160) (156:156:156)) - (IOPATH datac combout (120:120:120) (125:125:125)) - (IOPATH datad combout (68:68:68) (63:63:63)) - ) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[18\]\~60\\) @@ -637,9 +2145,9 @@ (INSTANCE \\inst2\|counter\[18\]\\) (DELAY (ABSOLUTE - (PORT clk (917:917:917) (925:925:925)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -667,9 +2175,9 @@ (INSTANCE \\inst2\|counter\[19\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -697,9 +2205,9 @@ (INSTANCE \\inst2\|counter\[20\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -727,9 +2235,9 @@ (INSTANCE \\inst2\|counter\[21\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -738,12 +2246,28 @@ (HOLD sclr (posedge clk) (84:84:84)) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~8\\) + (DELAY + (ABSOLUTE + (PORT dataa (136:136:136) (191:191:191)) + (PORT datab (135:135:135) (185:185:185)) + (PORT datac (122:122:122) (166:166:166)) + (PORT datad (122:122:122) (160:160:160)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (119:119:119) (125:125:125)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[22\]\~68\\) (DELAY (ABSOLUTE - (PORT datab (135:135:135) (186:186:186)) + (PORT datab (135:135:135) (185:185:185)) (IOPATH datab combout (192:192:192) (177:177:177)) (IOPATH datab cout (227:227:227) (175:175:175)) (IOPATH datad combout (68:68:68) (63:63:63)) @@ -757,9 +2281,9 @@ (INSTANCE \\inst2\|counter\[22\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -773,7 +2297,7 @@ (INSTANCE \\inst2\|counter\[23\]\~70\\) (DELAY (ABSOLUTE - (PORT dataa (303:303:303) (368:368:368)) + (PORT dataa (136:136:136) (188:188:188)) (IOPATH dataa combout (195:195:195) (203:203:203)) (IOPATH cin combout (187:187:187) (204:204:204)) ) @@ -784,9 +2308,9 @@ (INSTANCE \\inst2\|counter\[23\]\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1151:1151:1151)) + (PORT clk (920:920:920) (926:926:926)) (PORT d (37:37:37) (50:50:50)) - (PORT sclr (348:348:348) (372:372:372)) + (PORT sclr (334:334:334) (387:387:387)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) ) @@ -797,15 +2321,13 @@ ) (CELL (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~1\\) + (INSTANCE \\inst2\|LessThan0\~9\\) (DELAY (ABSOLUTE - (PORT dataa (138:138:138) (190:190:190)) - (PORT datab (135:135:135) (184:184:184)) + (PORT dataa (103:103:103) (134:134:134)) (PORT datac (122:122:122) (164:164:164)) - (PORT datad (122:122:122) (160:160:160)) - (IOPATH dataa combout (158:158:158) (157:157:157)) - (IOPATH datab combout (160:160:160) (156:156:156)) + (PORT datad (122:122:122) (161:161:161)) + (IOPATH dataa combout (166:166:166) (163:163:163)) (IOPATH datac combout (119:119:119) (125:125:125)) (IOPATH datad combout (68:68:68) (63:63:63)) ) @@ -816,24 +2338,10 @@ (INSTANCE \\inst2\|LessThan0\~2\\) (DELAY (ABSOLUTE - (PORT datab (135:135:135) (184:184:184)) - (PORT datac (289:289:289) (344:344:344)) - (PORT datad (90:90:90) (107:107:107)) - (IOPATH datab combout (160:160:160) (156:156:156)) - (IOPATH datac combout (120:120:120) (124:124:124)) - (IOPATH datad combout (68:68:68) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~5\\) - (DELAY - (ABSOLUTE - (PORT dataa (138:138:138) (190:190:190)) - (PORT datab (137:137:137) (186:186:186)) - (PORT datac (130:130:130) (170:170:170)) - (PORT datad (124:124:124) (162:162:162)) + (PORT dataa (545:545:545) (652:652:652)) + (PORT datab (545:545:545) (636:636:636)) + (PORT datac (535:535:535) (630:630:630)) + (PORT datad (531:531:531) (619:619:619)) (IOPATH dataa combout (158:158:158) (157:157:157)) (IOPATH datab combout (160:160:160) (156:156:156)) (IOPATH datac combout (120:120:120) (124:124:124)) @@ -846,12 +2354,44 @@ (INSTANCE \\inst2\|LessThan0\~3\\) (DELAY (ABSOLUTE - (PORT dataa (143:143:143) (193:193:193)) - (PORT datab (143:143:143) (192:192:192)) - (PORT datac (128:128:128) (168:168:168)) - (PORT datad (129:129:129) (165:165:165)) + (PORT dataa (138:138:138) (190:190:190)) + (PORT datab (138:138:138) (187:187:187)) + (PORT datac (124:124:124) (166:166:166)) + (PORT datad (124:124:124) (162:162:162)) (IOPATH dataa combout (158:158:158) (157:157:157)) (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (136:136:136) (189:189:189)) + (PORT datab (149:149:149) (199:199:199)) + (PORT datac (121:121:121) (163:163:163)) + (PORT datad (123:123:123) (161:161:161)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (213:213:213) (268:268:268)) + (PORT datab (102:102:102) (130:130:130)) + (PORT datac (121:121:121) (164:164:164)) + (PORT datad (124:124:124) (163:163:163)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (167:167:167) (167:167:167)) (IOPATH datac combout (119:119:119) (125:125:125)) (IOPATH datad combout (68:68:68) (63:63:63)) ) @@ -862,13 +2402,13 @@ (INSTANCE \\inst2\|LessThan0\~4\\) (DELAY (ABSOLUTE - (PORT dataa (218:218:218) (274:274:274)) - (PORT datab (135:135:135) (185:185:185)) - (PORT datac (121:121:121) (164:164:164)) + (PORT dataa (139:139:139) (191:191:191)) + (PORT datab (502:502:502) (584:584:584)) + (PORT datac (89:89:89) (110:110:110)) (PORT datad (90:90:90) (107:107:107)) (IOPATH dataa combout (158:158:158) (157:157:157)) - (IOPATH datab combout (160:160:160) (156:156:156)) - (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datab combout (167:167:167) (156:156:156)) + (IOPATH datac combout (119:119:119) (124:124:124)) (IOPATH datad combout (68:68:68) (63:63:63)) ) ) @@ -878,13 +2418,437 @@ (INSTANCE \\inst2\|LessThan0\~6\\) (DELAY (ABSOLUTE - (PORT dataa (139:139:139) (193:193:193)) - (PORT datab (137:137:137) (188:188:188)) - (PORT datac (89:89:89) (109:109:109)) - (PORT datad (90:90:90) (106:106:106)) + (PORT dataa (136:136:136) (190:190:190)) + (PORT datab (137:137:137) (186:186:186)) + (PORT datac (135:135:135) (177:177:177)) + (PORT datad (136:136:136) (174:174:174)) (IOPATH dataa combout (158:158:158) (157:157:157)) (IOPATH datab combout (160:160:160) (156:156:156)) - (IOPATH datac combout (119:119:119) (124:124:124)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~10\\) + (DELAY + (ABSOLUTE + (PORT dataa (511:511:511) (594:594:594)) + (PORT datab (115:115:115) (143:143:143)) + (PORT datac (324:324:324) (368:368:368)) + (PORT datad (103:103:103) (119:119:119)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (120:120:120) (124:124:124)) + (IOPATH datad combout (68:68:68) (63:63:63)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[1\]\~26\\) + (DELAY + (ABSOLUTE + (PORT dataa (136:136:136) (189:189:189)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH dataa cout (226:226:226) (171:171:171)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[2\]\~28\\) + (DELAY + (ABSOLUTE + (PORT dataa (134:134:134) (187:187:187)) + (IOPATH dataa combout (186:186:186) (175:175:175)) + (IOPATH dataa cout (226:226:226) (171:171:171)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[3\]\~30\\) + (DELAY + (ABSOLUTE + (PORT datab (134:134:134) (184:184:184)) + (IOPATH datab combout (166:166:166) (176:176:176)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[4\]\~32\\) + (DELAY + (ABSOLUTE + (PORT datab (146:146:146) (195:195:195)) + (IOPATH datab combout (192:192:192) (177:177:177)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[5\]\~34\\) + (DELAY + (ABSOLUTE + (PORT datab (133:133:133) (184:184:184)) + (IOPATH datab combout (166:166:166) (176:176:176)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[6\]\~36\\) + (DELAY + (ABSOLUTE + (PORT datab (142:142:142) (190:190:190)) + (IOPATH datab combout (192:192:192) (177:177:177)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[7\]\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (135:135:135) (187:187:187)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH dataa cout (226:226:226) (171:171:171)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[8\]\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (133:133:133) (182:182:182)) + (IOPATH datab combout (192:192:192) (177:177:177)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[9\]\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (134:134:134) (187:187:187)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH dataa cout (226:226:226) (171:171:171)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[10\]\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (133:133:133) (183:183:183)) + (IOPATH datab combout (192:192:192) (177:177:177)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[11\]\~46\\) + (DELAY + (ABSOLUTE + (PORT dataa (134:134:134) (187:187:187)) + (IOPATH dataa combout (165:165:165) (173:173:173)) + (IOPATH dataa cout (226:226:226) (171:171:171)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (922:922:922) (927:927:927)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (556:556:556) (636:636:636)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[12\]\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (140:140:140) (188:188:188)) + (IOPATH datab combout (192:192:192) (177:177:177)) + (IOPATH datab cout (227:227:227) (175:175:175)) + (IOPATH datad combout (68:68:68) (63:63:63)) + (IOPATH cin combout (187:187:187) (204:204:204)) + (IOPATH cin cout (34:34:34) (34:34:34)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (920:920:920) (926:926:926)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (334:334:334) (387:387:387)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (920:920:920) (926:926:926)) + (PORT d (37:37:37) (50:50:50)) + (PORT sclr (334:334:334) (387:387:387)) + (IOPATH (posedge clk) q (105:105:105) (105:105:105)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (84:84:84)) + (HOLD sclr (posedge clk) (84:84:84)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~5\\) + (DELAY + (ABSOLUTE + (PORT dataa (542:542:542) (649:649:649)) + (PORT datab (550:550:550) (648:648:648)) + (PORT datac (528:528:528) (625:625:625)) + (PORT datad (530:530:530) (613:613:613)) + (IOPATH dataa combout (158:158:158) (157:157:157)) + (IOPATH datab combout (160:160:160) (156:156:156)) + (IOPATH datac combout (120:120:120) (124:124:124)) (IOPATH datad combout (68:68:68) (63:63:63)) ) ) @@ -894,28 +2858,8 @@ (INSTANCE \\inst2\|LessThan0\~7\\) (DELAY (ABSOLUTE - (PORT dataa (218:218:218) (278:278:278)) - (PORT datab (138:138:138) (189:189:189)) - (PORT datac (203:203:203) (249:249:249)) - (PORT datad (301:301:301) (355:355:355)) - (IOPATH dataa combout (170:170:170) (163:163:163)) - (IOPATH datab combout (168:168:168) (167:167:167)) - (IOPATH datac combout (119:119:119) (124:124:124)) - (IOPATH datad combout (68:68:68) (63:63:63)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~8\\) - (DELAY - (ABSOLUTE - (PORT dataa (151:151:151) (205:205:205)) - (PORT datab (185:185:185) (222:222:222)) - (PORT datac (88:88:88) (110:110:110)) - (PORT datad (89:89:89) (106:106:106)) - (IOPATH dataa combout (158:158:158) (157:157:157)) - (IOPATH datab combout (168:168:168) (167:167:167)) + (PORT datac (102:102:102) (122:122:122)) + (PORT datad (503:503:503) (574:574:574)) (IOPATH datac combout (119:119:119) (124:124:124)) (IOPATH datad combout (68:68:68) (63:63:63)) ) @@ -926,7 +2870,11 @@ (INSTANCE \\inst2\|ledBuf\~0\\) (DELAY (ABSOLUTE - (PORT datad (274:274:274) (308:308:308)) + (PORT dataa (104:104:104) (134:134:134)) + (PORT datab (511:511:511) (592:592:592)) + (PORT datad (495:495:495) (564:564:564)) + (IOPATH dataa combout (188:188:188) (179:179:179)) + (IOPATH datab combout (188:188:188) (177:177:177)) (IOPATH datac combout (190:190:190) (195:195:195)) (IOPATH datad combout (68:68:68) (63:63:63)) ) @@ -937,7 +2885,7 @@ (INSTANCE \\inst2\|ledBuf\\) (DELAY (ABSOLUTE - (PORT clk (1115:1115:1115) (1152:1152:1152)) + (PORT clk (916:916:916) (922:922:922)) (PORT d (37:37:37) (50:50:50)) (IOPATH (posedge clk) q (105:105:105) (105:105:105)) ) @@ -946,4 +2894,31 @@ (HOLD d (posedge clk) (84:84:84)) ) ) + (CELL + (CELLTYPE "cycloneiii_pll") + (INSTANCE \\inst\|altpll_component\|auto_generated\|pll1\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (1115:1115:1115) (1115:1115:1115)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (1137:1137:1137) (1133:1133:1133)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (1137:1137:1137) (1133:1133:1133)) + ) + ) + ) ) diff --git a/MainController/simulation/modelsim/MainController_modelsim.xrf b/MainController/simulation/modelsim/MainController_modelsim.xrf index bb35dbd..c6190f1 100644 --- a/MainController/simulation/modelsim/MainController_modelsim.xrf +++ b/MainController/simulation/modelsim/MainController_modelsim.xrf @@ -16,7 +16,20 @@ source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/stratixii_pll source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/cbx.lst source_file = 1, D:/GITEA/altera/MainController/db/alterapll_altpll.v +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/altsyncram.tdf +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_mux.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_decode.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/a_rdenreg.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/altrom.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/altram.inc +source_file = 1, d:/intelfpga/13.1/quartus/libraries/megafunctions/altdpram.inc +source_file = 1, D:/GITEA/altera/MainController/db/altsyncram_lkc1.tdf +source_file = 1, D:/GITEA/altera/MainController/db/altsyncram_8bi1.tdf design_name = MainController +instance = comp, \FPGA_LED_1~output\, FPGA_LED_1~output, MainController, 1 +instance = comp, \FPGA_LED_2~output\, FPGA_LED_2~output, MainController, 1 +instance = comp, \FPGA_LED_3~output\, FPGA_LED_3~output, MainController, 1 instance = comp, \Data[7]~output\, Data[7]~output, MainController, 1 instance = comp, \Data[6]~output\, Data[6]~output, MainController, 1 instance = comp, \Data[5]~output\, Data[5]~output, MainController, 1 @@ -25,10 +38,164 @@ instance = comp, \Data[3]~output\, Data[3]~output, MainController, 1 instance = comp, \Data[2]~output\, Data[2]~output, MainController, 1 instance = comp, \Data[1]~output\, Data[1]~output, MainController, 1 instance = comp, \Data[0]~output\, Data[0]~output, MainController, 1 -instance = comp, \FPGA_LED_1~output\, FPGA_LED_1~output, MainController, 1 instance = comp, \FPGA_CLK~input\, FPGA_CLK~input, MainController, 1 instance = comp, \FPGA_CLK~inputclkctrl\, FPGA_CLK~inputclkctrl, MainController, 1 +instance = comp, \nCE~input\, nCE~input, MainController, 1 +instance = comp, \Address[5]~input\, Address[5]~input, MainController, 1 +instance = comp, \inst3|ce0Prev\, inst3|ce0Prev, MainController, 1 +instance = comp, \inst3|addr~5\, inst3|addr~5, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[12]~feeder\, inst3|memory_rtl_0_bypass[12]~feeder, MainController, 1 +instance = comp, \nWE~input\, nWE~input, MainController, 1 +instance = comp, \inst3|we0Prev\, inst3|we0Prev, MainController, 1 +instance = comp, \nOE~input\, nOE~input, MainController, 1 +instance = comp, \inst3|Selector3~3\, inst3|Selector3~3, MainController, 1 +instance = comp, \inst3|Selector3~2\, inst3|Selector3~2, MainController, 1 +instance = comp, \inst3|stateMM0.Writing\, inst3|stateMM0.Writing, MainController, 1 +instance = comp, \inst3|memory~48\, inst3|memory~48, MainController, 1 +instance = comp, \inst3|oe0Prev\, inst3|oe0Prev, MainController, 1 +instance = comp, \inst3|Selector3~0\, inst3|Selector3~0, MainController, 1 +instance = comp, \inst3|Selector3~1\, inst3|Selector3~1, MainController, 1 +instance = comp, \inst3|Selector2~0\, inst3|Selector2~0, MainController, 1 +instance = comp, \inst3|stateMM0.Waiting\, inst3|stateMM0.Waiting, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[12]\, inst3|memory_rtl_0_bypass[12], MainController, 1 +instance = comp, \inst3|addr[5]\, inst3|addr[5], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[11]~feeder\, inst3|memory_rtl_0_bypass[11]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[11]\, inst3|memory_rtl_0_bypass[11], MainController, 1 +instance = comp, \Address[4]~input\, Address[4]~input, MainController, 1 +instance = comp, \inst3|addr~4\, inst3|addr~4, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[10]\, inst3|memory_rtl_0_bypass[10], MainController, 1 +instance = comp, \inst3|addr[4]\, inst3|addr[4], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[9]\, inst3|memory_rtl_0_bypass[9], MainController, 1 +instance = comp, \inst3|memory~37\, inst3|memory~37, MainController, 1 +instance = comp, \Address[2]~input\, Address[2]~input, MainController, 1 +instance = comp, \inst3|addr~2\, inst3|addr~2, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[6]~feeder\, inst3|memory_rtl_0_bypass[6]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[6]\, inst3|memory_rtl_0_bypass[6], MainController, 1 +instance = comp, \Address[3]~input\, Address[3]~input, MainController, 1 +instance = comp, \inst3|addr~3\, inst3|addr~3, MainController, 1 +instance = comp, \inst3|addr[3]\, inst3|addr[3], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[7]\, inst3|memory_rtl_0_bypass[7], MainController, 1 +instance = comp, \inst3|addr[2]\, inst3|addr[2], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[5]\, inst3|memory_rtl_0_bypass[5], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[8]\, inst3|memory_rtl_0_bypass[8], MainController, 1 +instance = comp, \inst3|memory~35\, inst3|memory~35, MainController, 1 +instance = comp, \Address[0]~input\, Address[0]~input, MainController, 1 +instance = comp, \inst3|addr~0\, inst3|addr~0, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[2]~feeder\, inst3|memory_rtl_0_bypass[2]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[2]\, inst3|memory_rtl_0_bypass[2], MainController, 1 +instance = comp, \Address[1]~input\, Address[1]~input, MainController, 1 +instance = comp, \inst3|addr~1\, inst3|addr~1, MainController, 1 +instance = comp, \inst3|addr[1]\, inst3|addr[1], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[3]\, inst3|memory_rtl_0_bypass[3], MainController, 1 +instance = comp, \inst3|addr[0]\, inst3|addr[0], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[1]\, inst3|memory_rtl_0_bypass[1], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[4]~feeder\, inst3|memory_rtl_0_bypass[4]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[4]\, inst3|memory_rtl_0_bypass[4], MainController, 1 +instance = comp, \inst3|memory~34\, inst3|memory~34, MainController, 1 +instance = comp, \inst3|memory~36\, inst3|memory~36, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[0]\, inst3|memory_rtl_0_bypass[0], MainController, 1 +instance = comp, \Address[7]~input\, Address[7]~input, MainController, 1 +instance = comp, \inst3|addr~7\, inst3|addr~7, MainController, 1 +instance = comp, \inst3|addr[7]\, inst3|addr[7], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[15]\, inst3|memory_rtl_0_bypass[15], MainController, 1 +instance = comp, \Address[6]~input\, Address[6]~input, MainController, 1 +instance = comp, \inst3|addr~6\, inst3|addr~6, MainController, 1 +instance = comp, \inst3|addr[6]\, inst3|addr[6], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[13]~feeder\, inst3|memory_rtl_0_bypass[13]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[13]\, inst3|memory_rtl_0_bypass[13], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[14]\, inst3|memory_rtl_0_bypass[14], MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[16]~feeder\, inst3|memory_rtl_0_bypass[16]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[16]\, inst3|memory_rtl_0_bypass[16], MainController, 1 +instance = comp, \inst3|memory~38\, inst3|memory~38, MainController, 1 +instance = comp, \inst3|memory~39\, inst3|memory~39, MainController, 1 +instance = comp, \inst3|stateMM0.Waiting~_wirecell\, inst3|stateMM0.Waiting~_wirecell, MainController, 1 +instance = comp, \Data[0]~input\, Data[0]~input, MainController, 1 +instance = comp, \Data[1]~input\, Data[1]~input, MainController, 1 +instance = comp, \Data[2]~input\, Data[2]~input, MainController, 1 +instance = comp, \Data[3]~input\, Data[3]~input, MainController, 1 +instance = comp, \Data[4]~input\, Data[4]~input, MainController, 1 +instance = comp, \Data[5]~input\, Data[5]~input, MainController, 1 +instance = comp, \Data[6]~input\, Data[6]~input, MainController, 1 +instance = comp, \Data[7]~input\, Data[7]~input, MainController, 1 +instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a0\, inst3|memory_rtl_0|auto_generated|ram_block1a0, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[24]~feeder\, inst3|memory_rtl_0_bypass[24]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[24]\, inst3|memory_rtl_0_bypass[24], MainController, 1 +instance = comp, \inst3|memory~40\, inst3|memory~40, MainController, 1 +instance = comp, \inst3|Selector4~0\, inst3|Selector4~0, MainController, 1 +instance = comp, \inst3|stateMM0.Reading\, inst3|stateMM0.Reading, MainController, 1 +instance = comp, \inst3|Selector74~0\, inst3|Selector74~0, MainController, 1 +instance = comp, \inst3|data0[7]~reg0\, inst3|data0[7]~reg0, MainController, 1 +instance = comp, \inst3|data0[7]~enfeeder\, inst3|data0[7]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[7]~en\, inst3|data0[7]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[23]~feeder\, inst3|memory_rtl_0_bypass[23]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[23]\, inst3|memory_rtl_0_bypass[23], MainController, 1 +instance = comp, \inst3|memory~41\, inst3|memory~41, MainController, 1 +instance = comp, \inst3|data0[6]~reg0\, inst3|data0[6]~reg0, MainController, 1 +instance = comp, \inst3|data0[6]~enfeeder\, inst3|data0[6]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[6]~en\, inst3|data0[6]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[22]~feeder\, inst3|memory_rtl_0_bypass[22]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[22]\, inst3|memory_rtl_0_bypass[22], MainController, 1 +instance = comp, \inst3|memory~42\, inst3|memory~42, MainController, 1 +instance = comp, \inst3|data0[5]~reg0\, inst3|data0[5]~reg0, MainController, 1 +instance = comp, \inst3|data0[5]~enfeeder\, inst3|data0[5]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[5]~en\, inst3|data0[5]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[21]~feeder\, inst3|memory_rtl_0_bypass[21]~feeder, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[21]\, inst3|memory_rtl_0_bypass[21], MainController, 1 +instance = comp, \inst3|memory~43\, inst3|memory~43, MainController, 1 +instance = comp, \inst3|data0[4]~reg0\, inst3|data0[4]~reg0, MainController, 1 +instance = comp, \inst3|data0[4]~enfeeder\, inst3|data0[4]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[4]~en\, inst3|data0[4]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[20]\, inst3|memory_rtl_0_bypass[20], MainController, 1 +instance = comp, \inst3|memory~44\, inst3|memory~44, MainController, 1 +instance = comp, \inst3|data0[3]~reg0\, inst3|data0[3]~reg0, MainController, 1 +instance = comp, \inst3|data0[3]~enfeeder\, inst3|data0[3]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[3]~en\, inst3|data0[3]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[19]\, inst3|memory_rtl_0_bypass[19], MainController, 1 +instance = comp, \inst3|memory~45\, inst3|memory~45, MainController, 1 +instance = comp, \inst3|data0[2]~reg0\, inst3|data0[2]~reg0, MainController, 1 +instance = comp, \inst3|data0[2]~enfeeder\, inst3|data0[2]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[2]~en\, inst3|data0[2]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[18]\, inst3|memory_rtl_0_bypass[18], MainController, 1 +instance = comp, \inst3|memory~46\, inst3|memory~46, MainController, 1 +instance = comp, \inst3|data0[1]~reg0\, inst3|data0[1]~reg0, MainController, 1 +instance = comp, \inst3|data0[1]~enfeeder\, inst3|data0[1]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[1]~en\, inst3|data0[1]~en, MainController, 1 +instance = comp, \inst3|memory_rtl_0_bypass[17]\, inst3|memory_rtl_0_bypass[17], MainController, 1 +instance = comp, \inst3|memory~47\, inst3|memory~47, MainController, 1 +instance = comp, \inst3|data0[0]~reg0\, inst3|data0[0]~reg0, MainController, 1 +instance = comp, \inst3|data0[0]~enfeeder\, inst3|data0[0]~enfeeder, MainController, 1 +instance = comp, \inst3|data0[0]~en\, inst3|data0[0]~en, MainController, 1 instance = comp, \inst2|counter[0]~24\, inst2|counter[0]~24, MainController, 1 +instance = comp, \inst2|counter[13]~50\, inst2|counter[13]~50, MainController, 1 +instance = comp, \inst2|counter[14]~52\, inst2|counter[14]~52, MainController, 1 +instance = comp, \inst2|counter[14]\, inst2|counter[14], MainController, 1 +instance = comp, \inst2|counter[15]~54\, inst2|counter[15]~54, MainController, 1 +instance = comp, \inst2|counter[15]\, inst2|counter[15], MainController, 1 +instance = comp, \inst2|counter[16]~56\, inst2|counter[16]~56, MainController, 1 +instance = comp, \inst2|counter[16]\, inst2|counter[16], MainController, 1 +instance = comp, \inst2|counter[17]~58\, inst2|counter[17]~58, MainController, 1 +instance = comp, \inst2|counter[17]\, inst2|counter[17], MainController, 1 +instance = comp, \inst2|counter[18]~60\, inst2|counter[18]~60, MainController, 1 +instance = comp, \inst2|counter[18]\, inst2|counter[18], MainController, 1 +instance = comp, \inst2|counter[19]~62\, inst2|counter[19]~62, MainController, 1 +instance = comp, \inst2|counter[19]\, inst2|counter[19], MainController, 1 +instance = comp, \inst2|counter[20]~64\, inst2|counter[20]~64, MainController, 1 +instance = comp, \inst2|counter[20]\, inst2|counter[20], MainController, 1 +instance = comp, \inst2|counter[21]~66\, inst2|counter[21]~66, MainController, 1 +instance = comp, \inst2|counter[21]\, inst2|counter[21], MainController, 1 +instance = comp, \inst2|LessThan0~8\, inst2|LessThan0~8, MainController, 1 +instance = comp, \inst2|counter[22]~68\, inst2|counter[22]~68, MainController, 1 +instance = comp, \inst2|counter[22]\, inst2|counter[22], MainController, 1 +instance = comp, \inst2|counter[23]~70\, inst2|counter[23]~70, MainController, 1 +instance = comp, \inst2|counter[23]\, inst2|counter[23], MainController, 1 +instance = comp, \inst2|LessThan0~9\, inst2|LessThan0~9, MainController, 1 +instance = comp, \inst2|LessThan0~2\, inst2|LessThan0~2, MainController, 1 +instance = comp, \inst2|LessThan0~3\, inst2|LessThan0~3, MainController, 1 +instance = comp, \inst2|LessThan0~0\, inst2|LessThan0~0, MainController, 1 +instance = comp, \inst2|LessThan0~1\, inst2|LessThan0~1, MainController, 1 +instance = comp, \inst2|LessThan0~4\, inst2|LessThan0~4, MainController, 1 +instance = comp, \inst2|LessThan0~6\, inst2|LessThan0~6, MainController, 1 +instance = comp, \inst2|LessThan0~10\, inst2|LessThan0~10, MainController, 1 instance = comp, \inst2|counter[0]\, inst2|counter[0], MainController, 1 instance = comp, \inst2|counter[1]~26\, inst2|counter[1]~26, MainController, 1 instance = comp, \inst2|counter[1]\, inst2|counter[1], MainController, 1 @@ -54,55 +221,11 @@ instance = comp, \inst2|counter[11]~46\, inst2|counter[11]~46, MainController, 1 instance = comp, \inst2|counter[11]\, inst2|counter[11], MainController, 1 instance = comp, \inst2|counter[12]~48\, inst2|counter[12]~48, MainController, 1 instance = comp, \inst2|counter[12]\, inst2|counter[12], MainController, 1 -instance = comp, \inst2|counter[13]~50\, inst2|counter[13]~50, MainController, 1 instance = comp, \inst2|counter[13]\, inst2|counter[13], MainController, 1 -instance = comp, \inst2|counter[14]~52\, inst2|counter[14]~52, MainController, 1 -instance = comp, \inst2|counter[14]\, inst2|counter[14], MainController, 1 -instance = comp, \inst2|counter[15]~54\, inst2|counter[15]~54, MainController, 1 -instance = comp, \inst2|counter[15]\, inst2|counter[15], MainController, 1 -instance = comp, \inst2|counter[16]~56\, inst2|counter[16]~56, MainController, 1 -instance = comp, \inst2|counter[16]\, inst2|counter[16], MainController, 1 -instance = comp, \inst2|counter[17]~58\, inst2|counter[17]~58, MainController, 1 -instance = comp, \inst2|counter[17]\, inst2|counter[17], MainController, 1 -instance = comp, \inst2|LessThan0~0\, inst2|LessThan0~0, MainController, 1 -instance = comp, \inst2|counter[18]~60\, inst2|counter[18]~60, MainController, 1 -instance = comp, \inst2|counter[18]\, inst2|counter[18], MainController, 1 -instance = comp, \inst2|counter[19]~62\, inst2|counter[19]~62, MainController, 1 -instance = comp, \inst2|counter[19]\, inst2|counter[19], MainController, 1 -instance = comp, \inst2|counter[20]~64\, inst2|counter[20]~64, MainController, 1 -instance = comp, \inst2|counter[20]\, inst2|counter[20], MainController, 1 -instance = comp, \inst2|counter[21]~66\, inst2|counter[21]~66, MainController, 1 -instance = comp, \inst2|counter[21]\, inst2|counter[21], MainController, 1 -instance = comp, \inst2|counter[22]~68\, inst2|counter[22]~68, MainController, 1 -instance = comp, \inst2|counter[22]\, inst2|counter[22], MainController, 1 -instance = comp, \inst2|counter[23]~70\, inst2|counter[23]~70, MainController, 1 -instance = comp, \inst2|counter[23]\, inst2|counter[23], MainController, 1 -instance = comp, \inst2|LessThan0~1\, inst2|LessThan0~1, MainController, 1 -instance = comp, \inst2|LessThan0~2\, inst2|LessThan0~2, MainController, 1 instance = comp, \inst2|LessThan0~5\, inst2|LessThan0~5, MainController, 1 -instance = comp, \inst2|LessThan0~3\, inst2|LessThan0~3, MainController, 1 -instance = comp, \inst2|LessThan0~4\, inst2|LessThan0~4, MainController, 1 -instance = comp, \inst2|LessThan0~6\, inst2|LessThan0~6, MainController, 1 instance = comp, \inst2|LessThan0~7\, inst2|LessThan0~7, MainController, 1 -instance = comp, \inst2|LessThan0~8\, inst2|LessThan0~8, MainController, 1 instance = comp, \inst2|ledBuf~0\, inst2|ledBuf~0, MainController, 1 instance = comp, \inst2|ledBuf\, inst2|ledBuf, MainController, 1 -instance = comp, \Address[7]~input\, Address[7]~input, MainController, 1 -instance = comp, \Address[6]~input\, Address[6]~input, MainController, 1 -instance = comp, \Address[5]~input\, Address[5]~input, MainController, 1 -instance = comp, \Address[4]~input\, Address[4]~input, MainController, 1 -instance = comp, \Address[3]~input\, Address[3]~input, MainController, 1 -instance = comp, \Address[2]~input\, Address[2]~input, MainController, 1 -instance = comp, \Address[1]~input\, Address[1]~input, MainController, 1 -instance = comp, \Address[0]~input\, Address[0]~input, MainController, 1 -instance = comp, \nOE~input\, nOE~input, MainController, 1 -instance = comp, \nWE~input\, nWE~input, MainController, 1 -instance = comp, \nCE~input\, nCE~input, MainController, 1 -instance = comp, \Data[7]~input\, Data[7]~input, MainController, 1 -instance = comp, \Data[6]~input\, Data[6]~input, MainController, 1 -instance = comp, \Data[5]~input\, Data[5]~input, MainController, 1 -instance = comp, \Data[4]~input\, Data[4]~input, MainController, 1 -instance = comp, \Data[3]~input\, Data[3]~input, MainController, 1 -instance = comp, \Data[2]~input\, Data[2]~input, MainController, 1 -instance = comp, \Data[1]~input\, Data[1]~input, MainController, 1 -instance = comp, \Data[0]~input\, Data[0]~input, MainController, 1 +instance = comp, \inst|altpll_component|auto_generated|pll1\, inst|altpll_component|auto_generated|pll1, MainController, 1 +instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MainController, 1 +instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, MainController, 1 diff --git a/MainController/simulation/modelsim/MainController_vhd.sdo b/MainController/simulation/modelsim/MainController_vhd.sdo index 7a8f05c..a6b5c76 100644 --- a/MainController/simulation/modelsim/MainController_vhd.sdo +++ b/MainController/simulation/modelsim/MainController_vhd.sdo @@ -29,7 +29,7 @@ (DELAYFILE (SDFVERSION "2.1") (DESIGN "MainController") - (DATE "03/12/2024 16:24:29") + (DATE "03/12/2024 17:46:57") (VENDOR "Altera") (PROGRAM "Quartus II 64-Bit") (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version") @@ -41,11 +41,127 @@ (INSTANCE \\FPGA_LED_1\~output\\) (DELAY (ABSOLUTE - (PORT i (1403:1403:1403) (1502:1502:1502)) + (PORT i (2032:2032:2032) (2189:2189:2189)) (IOPATH i o (2195:2195:2195) (2297:2297:2297)) ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_2\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1600:1600:1600) (1590:1590:1590)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\FPGA_LED_3\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1599:1599:1599) (1589:1589:1589)) + (IOPATH i o (2466:2466:2466) (2351:2351:2351)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[7\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1926:1926:1926) (1856:1856:1856)) + (PORT oe (2010:2010:2010) (1825:1825:1825)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[6\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1625:1625:1625) (1582:1582:1582)) + (PORT oe (1891:1891:1891) (1792:1792:1792)) + (IOPATH i o (4562:4562:4562) (4088:4088:4088)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[5\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2637:2637:2637) (2438:2438:2438)) + (PORT oe (2269:2269:2269) (2130:2130:2130)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[4\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (2755:2755:2755) (2596:2596:2596)) + (PORT oe (2242:2242:2242) (2111:2111:2111)) + (IOPATH i o (2337:2337:2337) (2218:2218:2218)) + (IOPATH oe o (2571:2571:2571) (2571:2571:2571)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[3\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1679:1679:1679) (1497:1497:1497)) + (PORT oe (1608:1608:1608) (1396:1396:1396)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[2\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1761:1761:1761) (1621:1621:1621)) + (PORT oe (1565:1565:1565) (1376:1376:1376)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[1\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1646:1646:1646) (1479:1479:1479)) + (PORT oe (1622:1622:1622) (1415:1415:1415)) + (IOPATH i o (2357:2357:2357) (2238:2238:2238)) + (IOPATH oe o (2591:2591:2591) (2591:2591:2591)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_obuf") + (INSTANCE \\Data\[0\]\~output\\) + (DELAY + (ABSOLUTE + (PORT i (1382:1382:1382) (1258:1258:1258)) + (PORT oe (1275:1275:1275) (1149:1149:1149)) + (IOPATH i o (2347:2347:2347) (2228:2228:2228)) + (IOPATH oe o (2581:2581:2581) (2581:2581:2581)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_io_ibuf") (INSTANCE \\FPGA_CLK\~input\\) @@ -64,394 +180,1818 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nCE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|ce0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (4980:4980:4980) (5188:5188:5188)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~5\\) + (DELAY + (ABSOLUTE + (PORT datab (4266:4266:4266) (4538:4538:4538)) + (PORT datac (4497:4497:4497) (4683:4683:4683)) + (PORT datad (1924:1924:1924) (1827:1827:1827)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1184:1184:1184) (1079:1079:1079)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nWE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|we0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (4449:4449:4449) (4593:4593:4593)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\nOE\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (895:895:895) (1014:1014:1014)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (4145:4145:4145) (4366:4366:4366)) + (PORT datab (4567:4567:4567) (4770:4770:4770)) + (PORT datac (347:347:347) (442:442:442)) + (PORT datad (609:609:609) (649:649:649)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~2\\) + (DELAY + (ABSOLUTE + (PORT dataa (653:653:653) (703:703:703)) + (PORT datab (4569:4569:4569) (4772:4772:4772)) + (PORT datad (250:250:250) (271:271:271)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (440:440:440) (462:462:462)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Writing\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (1614:1614:1614) (1508:1508:1508)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (4026:4026:4026) (4176:4176:4176)) + (PORT datad (566:566:566) (590:590:590)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|oe0Prev\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (5065:5065:5065) (5258:5258:5258)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (4662:4662:4662) (4851:4851:4851)) + (PORT datad (567:567:567) (588:588:588)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector3\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (578:578:578) (566:566:566)) + (PORT datab (4564:4564:4564) (4766:4766:4766)) + (PORT datad (240:240:240) (259:259:259)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (472:472:472) (452:452:452)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector2\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (393:393:393) (490:490:490)) + (PORT datab (4564:4564:4564) (4767:4767:4767)) + (PORT datad (246:246:246) (268:268:268)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Waiting\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3893:3893:3893) (4125:4125:4125)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1285:1285:1285) (1219:1219:1219)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~4\\) + (DELAY + (ABSOLUTE + (PORT datab (4267:4267:4267) (4544:4544:4544)) + (PORT datac (4204:4204:4204) (4476:4476:4476)) + (PORT datad (1918:1918:1918) (1819:1819:1819)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT asdata (1674:1674:1674) (1561:1561:1561)) + (PORT ena (3893:3893:3893) (4125:4125:4125)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1927:1927:1927) (1935:1935:1935)) + (PORT asdata (1746:1746:1746) (1673:1673:1673)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~37\\) + (DELAY + (ABSOLUTE + (PORT dataa (334:334:334) (418:418:418)) + (PORT datab (332:332:332) (408:408:408)) + (PORT datad (293:293:293) (362:362:362)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~2\\) + (DELAY + (ABSOLUTE + (PORT datab (4266:4266:4266) (4543:4543:4543)) + (PORT datac (4524:4524:4524) (4768:4768:4768)) + (PORT datad (1921:1921:1921) (1825:1825:1825)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (265:265:265) (283:283:283)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~3\\) + (DELAY + (ABSOLUTE + (PORT dataa (1969:1969:1969) (1882:1882:1882)) + (PORT datab (4509:4509:4509) (4715:4715:4715)) + (PORT datad (4204:4204:4204) (4488:4488:4488)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2506:2506:2506) (2334:2334:2334)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2463:2463:2463) (2297:2297:2297)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (732:732:732) (748:748:748)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~35\\) + (DELAY + (ABSOLUTE + (PORT dataa (2077:2077:2077) (1925:1925:1925)) + (PORT datab (335:335:335) (412:412:412)) + (PORT datad (1931:1931:1931) (1802:1802:1802)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (473:473:473) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (1968:1968:1968) (1879:1879:1879)) + (PORT datab (4265:4265:4265) (4539:4539:4539)) + (PORT datac (4087:4087:4087) (4222:4222:4222)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (264:264:264) (282:282:282)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (4274:4274:4274) (4526:4526:4526)) + (PORT datab (4267:4267:4267) (4543:4543:4543)) + (PORT datad (1917:1917:1917) (1819:1819:1819)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2520:2520:2520) (2469:2469:2469)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (2392:2392:2392) (2243:2243:2243)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (265:265:265) (284:284:284)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~34\\) + (DELAY + (ABSOLUTE + (PORT dataa (1936:1936:1936) (1804:1804:1804)) + (PORT datab (333:333:333) (411:411:411)) + (PORT datad (1885:1885:1885) (1755:1755:1755)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (473:473:473) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~36\\) + (DELAY + (ABSOLUTE + (PORT datac (236:236:236) (263:263:263)) + (PORT datad (238:238:238) (257:257:257)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT asdata (1001:1001:1001) (976:976:976)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~7\\) + (DELAY + (ABSOLUTE + (PORT dataa (1967:1967:1967) (1879:1879:1879)) + (PORT datab (4265:4265:4265) (4540:4540:4540)) + (PORT datad (4059:4059:4059) (4281:4281:4281)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[15\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (786:786:786) (858:858:858)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Address\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|addr\~6\\) + (DELAY + (ABSOLUTE + (PORT dataa (4227:4227:4227) (4475:4475:4475)) + (PORT datab (4266:4266:4266) (4544:4544:4544)) + (PORT datad (1923:1923:1923) (1827:1827:1827)) + (IOPATH dataa combout (405:405:405) (398:398:398)) + (IOPATH datab combout (435:435:435) (433:433:433)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|addr\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (323:323:323) (393:393:393)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[14\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT asdata (924:924:924) (889:889:889)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (446:446:446) (423:423:423)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[16\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1922:1922:1922) (1930:1930:1930)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3257:3257:3257) (3417:3417:3417)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (334:334:334) (418:418:418)) + (PORT datab (331:331:331) (408:408:408)) + (PORT datad (296:296:296) (364:364:364)) + (IOPATH dataa combout (461:461:461) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~39\\) + (DELAY + (ABSOLUTE + (PORT dataa (1551:1551:1551) (1402:1402:1402)) + (PORT datab (277:277:277) (302:302:302)) + (PORT datad (1872:1872:1872) (1686:1686:1686)) + (IOPATH dataa combout (392:392:392) (398:398:398)) + (IOPATH datab combout (393:393:393) (408:408:408)) + (IOPATH datac combout (462:462:462) (482:482:482)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|stateMM0\.Waiting\~_wirecell\\) + (DELAY + (ABSOLUTE + (PORT datad (1604:1604:1604) (1529:1529:1529)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[0\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (915:915:915) (1034:1034:1034)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[1\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[2\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[3\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (925:925:925) (1044:1044:1044)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[4\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[5\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[6\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_io_ibuf") + (INSTANCE \\Data\[7\]\~input\\) + (DELAY + (ABSOLUTE + (IOPATH i o (905:905:905) (1024:1024:1024)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (4089:4089:4089) (4246:4246:4246)) + (PORT d[1] (4233:4233:4233) (4465:4465:4465)) + (PORT d[2] (4554:4554:4554) (4747:4747:4747)) + (PORT d[3] (4519:4519:4519) (4714:4714:4714)) + (PORT d[4] (4201:4201:4201) (4435:4435:4435)) + (PORT d[5] (4207:4207:4207) (4456:4456:4456)) + (PORT d[6] (4201:4201:4201) (4436:4436:4436)) + (PORT d[7] (4528:4528:4528) (4710:4710:4710)) + (PORT clk (2347:2347:2347) (2373:2373:2373)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (2095:2095:2095) (1969:1969:1969)) + (PORT d[1] (2159:2159:2159) (2022:2022:2022)) + (PORT d[2] (1656:1656:1656) (1566:1566:1566)) + (PORT d[3] (2146:2146:2146) (2029:2029:2029)) + (PORT d[4] (1569:1569:1569) (1474:1474:1474)) + (PORT d[5] (1426:1426:1426) (1386:1386:1386)) + (PORT d[6] (2045:2045:2045) (1899:1899:1899)) + (PORT d[7] (1718:1718:1718) (1611:1611:1611)) + (PORT clk (2343:2343:2343) (2368:2368:2368)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1544:1544:1544) (1368:1368:1368)) + (PORT clk (2343:2343:2343) (2368:2368:2368)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a) + (DELAY + (ABSOLUTE + (PORT clk (2347:2347:2347) (2373:2373:2373)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (3798:3798:3798) (3824:3824:3824)) + (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a) + (DELAY + (ABSOLUTE + (PORT clk (2348:2348:2348) (2374:2374:2374)) + (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register) + (DELAY + (ABSOLUTE + (PORT d[0] (1324:1324:1324) (1224:1224:1224)) + (PORT d[1] (1379:1379:1379) (1286:1286:1286)) + (PORT d[2] (1363:1363:1363) (1259:1259:1259)) + (PORT d[3] (1357:1357:1357) (1262:1262:1262)) + (PORT d[4] (1286:1286:1286) (1179:1179:1179)) + (PORT d[5] (1660:1660:1660) (1537:1537:1537)) + (PORT d[6] (1311:1311:1311) (1215:1215:1215)) + (PORT d[7] (1278:1278:1278) (1189:1189:1189)) + (PORT clk (2345:2345:2345) (2370:2370:2370)) + (PORT stall (1538:1538:1538) (1703:1703:1703)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (254:254:254)) + (HOLD stall (posedge clk) (254:254:254)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_register") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b) + (DELAY + (ABSOLUTE + (PORT clk (2345:2345:2345) (2370:2370:2370)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3251:3251:3251)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_ram_pulse_generator") + (INSTANCE \\inst3\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b) + (DELAY + (ABSOLUTE + (PORT clk (2346:2346:2346) (2371:2371:2371)) + (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4102:4102:4102) (4331:4331:4331)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[24\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (1230:1230:1230) (1141:1141:1141)) + (PORT datac (832:832:832) (737:737:737)) + (PORT datad (298:298:298) (369:369:369)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector4\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (4145:4145:4145) (4366:4366:4366)) + (PORT datab (4566:4566:4566) (4772:4772:4772)) + (PORT datac (347:347:347) (444:444:444)) + (PORT datad (608:608:608) (648:648:648)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (440:440:440) (462:462:462)) + (IOPATH datac combout (327:327:327) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|stateMM0\.Reading\\) + (DELAY + (ABSOLUTE + (PORT clk (1935:1935:1935) (1944:1944:1944)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (1614:1614:1614) (1508:1508:1508)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|Selector74\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (336:336:336) (421:421:421)) + (PORT datab (4568:4568:4568) (4771:4771:4771)) + (PORT datac (342:342:342) (437:437:437)) + (PORT datad (607:607:607) (647:647:647)) + (IOPATH dataa combout (453:453:453) (413:413:413)) + (IOPATH datab combout (455:455:455) (412:412:412)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[7\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1605:1605:1605) (1529:1529:1529)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[7\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4065:4065:4065) (4311:4311:4311)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[23\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~41\\) + (DELAY + (ABSOLUTE + (PORT dataa (339:339:339) (424:424:424)) + (PORT datab (1230:1230:1230) (1143:1143:1143)) + (PORT datac (745:745:745) (662:662:662)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[6\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1604:1604:1604) (1531:1531:1531)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[6\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4119:4119:4119) (4364:4364:4364)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[22\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (1478:1478:1478) (1302:1302:1302)) + (PORT datac (1185:1185:1185) (1102:1102:1102)) + (PORT datad (296:296:296) (366:366:366)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH datac combout (324:324:324) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[5\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1600:1600:1600) (1523:1523:1523)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[5\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\~feeder\\) + (DELAY + (ABSOLUTE + (PORT datad (4135:4135:4135) (4375:4375:4375)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[21\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~43\\) + (DELAY + (ABSOLUTE + (PORT dataa (896:896:896) (792:792:792)) + (PORT datab (1231:1231:1231) (1143:1143:1143)) + (PORT datac (297:297:297) (376:376:376)) + (IOPATH dataa combout (471:471:471) (453:453:453)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[4\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1599:1599:1599) (1524:1524:1524)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[4\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[20\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4587:4587:4587) (4803:4803:4803)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (1230:1230:1230) (1140:1140:1140)) + (PORT datac (296:296:296) (375:375:375)) + (PORT datad (809:809:809) (714:714:714)) + (IOPATH datab combout (455:455:455) (436:436:436)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[3\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1602:1602:1602) (1525:1525:1525)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[3\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[19\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4583:4583:4583) (4813:4813:4813)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~45\\) + (DELAY + (ABSOLUTE + (PORT datab (1229:1229:1229) (1140:1140:1140)) + (PORT datac (747:747:747) (664:664:664)) + (PORT datad (296:296:296) (366:366:366)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[2\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1600:1600:1600) (1522:1522:1522)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[2\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[18\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4618:4618:4618) (4837:4837:4837)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~46\\) + (DELAY + (ABSOLUTE + (PORT datab (1229:1229:1229) (1138:1138:1138)) + (PORT datac (736:736:736) (653:653:653)) + (PORT datad (296:296:296) (365:365:365)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datac combout (327:327:327) (316:316:316)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[1\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1603:1603:1603) (1532:1532:1532)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[1\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|memory_rtl_0_bypass\[17\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT asdata (4384:4384:4384) (4529:4529:4529)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD asdata (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|memory\~47\\) + (DELAY + (ABSOLUTE + (PORT dataa (340:340:340) (424:424:424)) + (PORT datab (1228:1228:1228) (1139:1139:1139)) + (PORT datac (781:781:781) (698:698:698)) + (IOPATH dataa combout (448:448:448) (472:472:472)) + (IOPATH datab combout (454:454:454) (473:473:473)) + (IOPATH datac combout (327:327:327) (316:316:316)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~reg0\\) + (DELAY + (ABSOLUTE + (PORT clk (1930:1930:1930) (1939:1939:1939)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3753:3753:3753) (3465:3465:3465)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst3\|data0\[0\]\~enfeeder\\) + (DELAY + (ABSOLUTE + (PORT datad (1605:1605:1605) (1530:1530:1530)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst3\|data0\[0\]\~en\\) + (DELAY + (ABSOLUTE + (PORT clk (1933:1933:1933) (1943:1943:1943)) + (PORT d (99:99:99) (115:115:115)) + (PORT ena (3021:3021:3021) (2829:2829:2829)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD ena (posedge clk) (212:212:212)) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[0\]\~24\\) (DELAY (ABSOLUTE - (PORT dataa (567:567:567) (600:600:600)) - (IOPATH dataa combout (471:471:471) (472:472:472)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[0\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[1\]\~26\\) - (DELAY - (ABSOLUTE - (PORT datab (576:576:576) (592:592:592)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[1\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[2\]\~28\\) - (DELAY - (ABSOLUTE - (PORT datab (566:566:566) (594:594:594)) + (PORT datab (341:341:341) (422:422:422)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[2\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[3\]\~30\\) - (DELAY - (ABSOLUTE - (PORT datab (343:343:343) (423:423:423)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[3\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[4\]\~32\\) - (DELAY - (ABSOLUTE - (PORT dataa (583:583:583) (615:615:615)) - (IOPATH dataa combout (471:471:471) (472:472:472)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[4\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[5\]\~34\\) - (DELAY - (ABSOLUTE - (PORT datab (342:342:342) (425:425:425)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[5\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[6\]\~36\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (425:425:425)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[6\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[7\]\~38\\) - (DELAY - (ABSOLUTE - (PORT datab (561:561:561) (592:592:592)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[7\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[8\]\~40\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (423:423:423)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[8\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[9\]\~42\\) - (DELAY - (ABSOLUTE - (PORT dataa (343:343:343) (434:434:434)) - (IOPATH dataa combout (461:461:461) (481:481:481)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[9\]\\) - (DELAY - (ABSOLUTE - (PORT clk (1920:1920:1920) (1930:1930:1930)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[10\]\~44\\) - (DELAY - (ABSOLUTE - (PORT datab (341:341:341) (421:421:421)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[10\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[11\]\~46\\) - (DELAY - (ABSOLUTE - (PORT dataa (343:343:343) (434:434:434)) - (IOPATH dataa combout (461:461:461) (481:481:481)) - (IOPATH dataa cout (552:552:552) (416:416:416)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[11\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2413:2413:2413)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (1472:1472:1472) (1612:1612:1612)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|counter\[12\]\~48\\) - (DELAY - (ABSOLUTE - (PORT datab (340:340:340) (422:422:422)) - (IOPATH datab combout (472:472:472) (473:473:473)) - (IOPATH datab cout (565:565:565) (421:421:421)) - (IOPATH datad combout (177:177:177) (155:155:155)) - (IOPATH cin combout (607:607:607) (577:577:577)) - (IOPATH cin cout (73:73:73) (73:73:73)) - ) - ) - ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[12\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[13\]\~50\\) @@ -466,28 +2006,12 @@ ) ) ) - (CELL - (CELLTYPE "dffeas") - (INSTANCE \\inst2\|counter\[13\]\\) - (DELAY - (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) - (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) - (IOPATH (posedge clk) q (261:261:261) (261:261:261)) - ) - ) - (TIMINGCHECK - (HOLD d (posedge clk) (212:212:212)) - (HOLD sclr (posedge clk) (212:212:212)) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[14\]\~52\\) (DELAY (ABSOLUTE - (PORT datab (358:358:358) (435:435:435)) + (PORT datab (341:341:341) (423:423:423)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -501,9 +2025,9 @@ (INSTANCE \\inst2\|counter\[14\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -517,7 +2041,7 @@ (INSTANCE \\inst2\|counter\[15\]\~54\\) (DELAY (ABSOLUTE - (PORT dataa (370:370:370) (460:460:460)) + (PORT dataa (370:370:370) (457:457:457)) (IOPATH dataa combout (461:461:461) (481:481:481)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -531,9 +2055,9 @@ (INSTANCE \\inst2\|counter\[15\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -547,7 +2071,7 @@ (INSTANCE \\inst2\|counter\[16\]\~56\\) (DELAY (ABSOLUTE - (PORT datab (359:359:359) (436:436:436)) + (PORT datab (368:368:368) (449:449:449)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -561,9 +2085,9 @@ (INSTANCE \\inst2\|counter\[16\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -577,7 +2101,7 @@ (INSTANCE \\inst2\|counter\[17\]\~58\\) (DELAY (ABSOLUTE - (PORT dataa (362:362:362) (447:447:447)) + (PORT dataa (345:345:345) (436:436:436)) (IOPATH dataa combout (461:461:461) (481:481:481)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -591,9 +2115,9 @@ (INSTANCE \\inst2\|counter\[17\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -602,28 +2126,12 @@ (HOLD sclr (posedge clk) (212:212:212)) ) ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~0\\) - (DELAY - (ABSOLUTE - (PORT dataa (893:893:893) (866:866:866)) - (PORT datab (635:635:635) (645:645:645)) - (PORT datac (534:534:534) (562:562:562)) - (PORT datad (572:572:572) (584:584:584)) - (IOPATH dataa combout (438:438:438) (448:448:448)) - (IOPATH datab combout (440:440:440) (462:462:462)) - (IOPATH datac combout (324:324:324) (315:315:315)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[18\]\~60\\) (DELAY (ABSOLUTE - (PORT dataa (346:346:346) (436:436:436)) + (PORT dataa (345:345:345) (436:436:436)) (IOPATH dataa combout (471:471:471) (472:472:472)) (IOPATH dataa cout (552:552:552) (416:416:416)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -637,9 +2145,9 @@ (INSTANCE \\inst2\|counter\[18\]\\) (DELAY (ABSOLUTE - (PORT clk (1919:1919:1919) (1929:1929:1929)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -667,9 +2175,9 @@ (INSTANCE \\inst2\|counter\[19\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -697,9 +2205,9 @@ (INSTANCE \\inst2\|counter\[20\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -727,9 +2235,9 @@ (INSTANCE \\inst2\|counter\[21\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -738,12 +2246,28 @@ (HOLD sclr (posedge clk) (212:212:212)) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~8\\) + (DELAY + (ABSOLUTE + (PORT dataa (346:346:346) (437:437:437)) + (PORT datab (342:342:342) (426:426:426)) + (PORT datac (302:302:302) (387:387:387)) + (PORT datad (302:302:302) (379:379:379)) + (IOPATH dataa combout (420:420:420) (428:428:428)) + (IOPATH datab combout (432:432:432) (433:433:433)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|counter\[22\]\~68\\) (DELAY (ABSOLUTE - (PORT datab (343:343:343) (428:428:428)) + (PORT datab (344:344:344) (425:425:425)) (IOPATH datab combout (472:472:472) (473:473:473)) (IOPATH datab cout (565:565:565) (421:421:421)) (IOPATH datad combout (177:177:177) (155:155:155)) @@ -757,9 +2281,9 @@ (INSTANCE \\inst2\|counter\[22\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -773,7 +2297,7 @@ (INSTANCE \\inst2\|counter\[23\]\~70\\) (DELAY (ABSOLUTE - (PORT dataa (821:821:821) (810:810:810)) + (PORT dataa (347:347:347) (436:436:436)) (IOPATH dataa combout (471:471:471) (481:481:481)) (IOPATH cin combout (607:607:607) (577:577:577)) ) @@ -784,9 +2308,9 @@ (INSTANCE \\inst2\|counter\[23\]\\) (DELAY (ABSOLUTE - (PORT clk (2410:2410:2410) (2414:2414:2414)) + (PORT clk (1920:1920:1920) (1931:1931:1931)) (PORT d (99:99:99) (115:115:115)) - (PORT sclr (951:951:951) (989:989:989)) + (PORT sclr (935:935:935) (1004:1004:1004)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) ) @@ -797,15 +2321,13 @@ ) (CELL (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~1\\) + (INSTANCE \\inst2\|LessThan0\~9\\) (DELAY (ABSOLUTE - (PORT dataa (346:346:346) (435:435:435)) - (PORT datab (342:342:342) (425:425:425)) - (PORT datac (302:302:302) (385:385:385)) - (PORT datad (302:302:302) (378:378:378)) - (IOPATH dataa combout (420:420:420) (428:428:428)) - (IOPATH datab combout (432:432:432) (433:433:433)) + (PORT dataa (279:279:279) (312:312:312)) + (PORT datac (302:302:302) (387:387:387)) + (PORT datad (303:303:303) (380:380:380)) + (IOPATH dataa combout (405:405:405) (398:398:398)) (IOPATH datac combout (324:324:324) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) @@ -816,24 +2338,10 @@ (INSTANCE \\inst2\|LessThan0\~2\\) (DELAY (ABSOLUTE - (PORT datab (343:343:343) (427:427:427)) - (PORT datac (776:776:776) (761:761:761)) - (PORT datad (237:237:237) (256:256:256)) - (IOPATH datab combout (473:473:473) (487:487:487)) - (IOPATH datac combout (324:324:324) (315:315:315)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~5\\) - (DELAY - (ABSOLUTE - (PORT dataa (346:346:346) (434:434:434)) - (PORT datab (343:343:343) (424:424:424)) - (PORT datac (319:319:319) (396:396:396)) - (PORT datad (304:304:304) (379:379:379)) + (PORT dataa (1357:1357:1357) (1326:1326:1326)) + (PORT datab (1359:1359:1359) (1293:1293:1293)) + (PORT datac (1347:1347:1347) (1289:1289:1289)) + (PORT datad (1321:1321:1321) (1266:1266:1266)) (IOPATH dataa combout (456:456:456) (486:486:486)) (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (324:324:324) (315:315:315)) @@ -846,10 +2354,10 @@ (INSTANCE \\inst2\|LessThan0\~3\\) (DELAY (ABSOLUTE - (PORT dataa (361:361:361) (445:445:445)) - (PORT datab (359:359:359) (437:437:437)) - (PORT datac (318:318:318) (396:396:396)) - (PORT datad (319:319:319) (389:389:389)) + (PORT dataa (346:346:346) (434:434:434)) + (PORT datab (344:344:344) (424:424:424)) + (PORT datac (303:303:303) (385:385:385)) + (PORT datad (304:304:304) (378:378:378)) (IOPATH dataa combout (456:456:456) (486:486:486)) (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (324:324:324) (315:315:315)) @@ -857,18 +2365,50 @@ ) ) ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~0\\) + (DELAY + (ABSOLUTE + (PORT dataa (344:344:344) (436:436:436)) + (PORT datab (368:368:368) (452:452:452)) + (PORT datac (301:301:301) (386:386:386)) + (PORT datad (303:303:303) (380:380:380)) + (IOPATH dataa combout (438:438:438) (448:448:448)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~1\\) + (DELAY + (ABSOLUTE + (PORT dataa (574:574:574) (601:601:601)) + (PORT datab (275:275:275) (300:300:300)) + (PORT datac (301:301:301) (387:387:387)) + (PORT datad (304:304:304) (380:380:380)) + (IOPATH dataa combout (392:392:392) (407:407:407)) + (IOPATH datab combout (410:410:410) (408:408:408)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) (CELL (CELLTYPE "cycloneiii_lcell_comb") (INSTANCE \\inst2\|LessThan0\~4\\) (DELAY (ABSOLUTE - (PORT dataa (583:583:583) (613:613:613)) - (PORT datab (342:342:342) (424:424:424)) - (PORT datac (301:301:301) (385:385:385)) + (PORT dataa (347:347:347) (436:436:436)) + (PORT datab (1246:1246:1246) (1139:1139:1139)) + (PORT datac (236:236:236) (262:262:262)) (PORT datad (237:237:237) (255:255:255)) - (IOPATH dataa combout (481:481:481) (491:491:491)) - (IOPATH datab combout (494:494:494) (496:496:496)) - (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH dataa combout (420:420:420) (428:428:428)) + (IOPATH datab combout (410:410:410) (408:408:408)) + (IOPATH datac combout (324:324:324) (316:316:316)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -878,13 +2418,437 @@ (INSTANCE \\inst2\|LessThan0\~6\\) (DELAY (ABSOLUTE - (PORT dataa (348:348:348) (438:438:438)) - (PORT datab (344:344:344) (427:427:427)) - (PORT datac (235:235:235) (262:262:262)) - (PORT datad (237:237:237) (255:255:255)) - (IOPATH dataa combout (393:393:393) (398:398:398)) - (IOPATH datab combout (393:393:393) (408:408:408)) - (IOPATH datac combout (324:324:324) (316:316:316)) + (PORT dataa (346:346:346) (435:435:435)) + (PORT datab (344:344:344) (425:425:425)) + (PORT datac (328:328:328) (411:411:411)) + (PORT datad (330:330:330) (405:405:405)) + (IOPATH dataa combout (481:481:481) (491:491:491)) + (IOPATH datab combout (494:494:494) (496:496:496)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~10\\) + (DELAY + (ABSOLUTE + (PORT dataa (1297:1297:1297) (1201:1201:1201)) + (PORT datab (302:302:302) (328:328:328)) + (PORT datac (849:849:849) (776:776:776)) + (PORT datad (264:264:264) (282:282:282)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (324:324:324) (315:315:315)) + (IOPATH datad combout (177:177:177) (155:155:155)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[0\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[1\]\~26\\) + (DELAY + (ABSOLUTE + (PORT dataa (344:344:344) (436:436:436)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[1\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[2\]\~28\\) + (DELAY + (ABSOLUTE + (PORT dataa (345:345:345) (433:433:433)) + (IOPATH dataa combout (471:471:471) (472:472:472)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[2\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[3\]\~30\\) + (DELAY + (ABSOLUTE + (PORT datab (343:343:343) (423:423:423)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[3\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[4\]\~32\\) + (DELAY + (ABSOLUTE + (PORT datab (367:367:367) (451:451:451)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[4\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[5\]\~34\\) + (DELAY + (ABSOLUTE + (PORT datab (342:342:342) (422:422:422)) + (IOPATH datab combout (473:473:473) (487:487:487)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[5\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[6\]\~36\\) + (DELAY + (ABSOLUTE + (PORT datab (358:358:358) (436:436:436)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[6\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[7\]\~38\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (434:434:434)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[7\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[8\]\~40\\) + (DELAY + (ABSOLUTE + (PORT datab (341:341:341) (421:421:421)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[8\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[9\]\~42\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (432:432:432)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[9\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[10\]\~44\\) + (DELAY + (ABSOLUTE + (PORT datab (341:341:341) (424:424:424)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[10\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[11\]\~46\\) + (DELAY + (ABSOLUTE + (PORT dataa (343:343:343) (434:434:434)) + (IOPATH dataa combout (461:461:461) (481:481:481)) + (IOPATH dataa cout (552:552:552) (416:416:416)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[11\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1923:1923:1923) (1933:1933:1933)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (1520:1520:1520) (1491:1491:1491)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|counter\[12\]\~48\\) + (DELAY + (ABSOLUTE + (PORT datab (357:357:357) (433:433:433)) + (IOPATH datab combout (472:472:472) (473:473:473)) + (IOPATH datab cout (565:565:565) (421:421:421)) + (IOPATH datad combout (177:177:177) (155:155:155)) + (IOPATH cin combout (607:607:607) (577:577:577)) + (IOPATH cin cout (73:73:73) (73:73:73)) + ) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[12\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1920:1920:1920) (1931:1931:1931)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (935:935:935) (1004:1004:1004)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "dffeas") + (INSTANCE \\inst2\|counter\[13\]\\) + (DELAY + (ABSOLUTE + (PORT clk (1920:1920:1920) (1931:1931:1931)) + (PORT d (99:99:99) (115:115:115)) + (PORT sclr (935:935:935) (1004:1004:1004)) + (IOPATH (posedge clk) q (261:261:261) (261:261:261)) + ) + ) + (TIMINGCHECK + (HOLD d (posedge clk) (212:212:212)) + (HOLD sclr (posedge clk) (212:212:212)) + ) + ) + (CELL + (CELLTYPE "cycloneiii_lcell_comb") + (INSTANCE \\inst2\|LessThan0\~5\\) + (DELAY + (ABSOLUTE + (PORT dataa (1356:1356:1356) (1323:1323:1323)) + (PORT datab (1398:1398:1398) (1325:1325:1325)) + (PORT datac (1336:1336:1336) (1278:1278:1278)) + (PORT datad (1301:1301:1301) (1245:1245:1245)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) + (IOPATH datac combout (324:324:324) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -894,29 +2858,9 @@ (INSTANCE \\inst2\|LessThan0\~7\\) (DELAY (ABSOLUTE - (PORT dataa (579:579:579) (617:617:617)) - (PORT datab (345:345:345) (429:429:429)) - (PORT datac (541:541:541) (559:559:559)) - (PORT datad (816:816:816) (741:741:741)) - (IOPATH dataa combout (471:471:471) (453:453:453)) - (IOPATH datab combout (472:472:472) (452:452:452)) - (IOPATH datac combout (327:327:327) (316:316:316)) - (IOPATH datad combout (177:177:177) (155:155:155)) - ) - ) - ) - (CELL - (CELLTYPE "cycloneiii_lcell_comb") - (INSTANCE \\inst2\|LessThan0\~8\\) - (DELAY - (ABSOLUTE - (PORT dataa (373:373:373) (464:464:464)) - (PORT datab (531:531:531) (492:492:492)) - (PORT datac (235:235:235) (262:262:262)) - (PORT datad (236:236:236) (255:255:255)) - (IOPATH dataa combout (456:456:456) (486:486:486)) - (IOPATH datab combout (454:454:454) (473:473:473)) - (IOPATH datac combout (327:327:327) (316:316:316)) + (PORT datac (262:262:262) (288:288:288)) + (PORT datad (1268:1268:1268) (1163:1163:1163)) + (IOPATH datac combout (327:327:327) (315:315:315)) (IOPATH datad combout (177:177:177) (155:155:155)) ) ) @@ -926,7 +2870,11 @@ (INSTANCE \\inst2\|ledBuf\~0\\) (DELAY (ABSOLUTE - (PORT datad (747:747:747) (674:674:674)) + (PORT dataa (279:279:279) (312:312:312)) + (PORT datab (1281:1281:1281) (1188:1188:1188)) + (PORT datad (1223:1223:1223) (1126:1126:1126)) + (IOPATH dataa combout (456:456:456) (486:486:486)) + (IOPATH datab combout (457:457:457) (489:489:489)) (IOPATH datac combout (462:462:462) (482:482:482)) (IOPATH datad combout (177:177:177) (155:155:155)) ) @@ -937,7 +2885,7 @@ (INSTANCE \\inst2\|ledBuf\\) (DELAY (ABSOLUTE - (PORT clk (2411:2411:2411) (2414:2414:2414)) + (PORT clk (1917:1917:1917) (1925:1925:1925)) (PORT d (99:99:99) (115:115:115)) (IOPATH (posedge clk) q (261:261:261) (261:261:261)) ) @@ -946,4 +2894,31 @@ (HOLD d (posedge clk) (212:212:212)) ) ) + (CELL + (CELLTYPE "cycloneiii_pll") + (INSTANCE \\inst\|altpll_component\|auto_generated\|pll1\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2357:2357:2357) (2357:2357:2357)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2365:2365:2365) (2331:2331:2331)) + ) + ) + ) + (CELL + (CELLTYPE "cycloneiii_clkctrl") + (INSTANCE \\inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\) + (DELAY + (ABSOLUTE + (PORT inclk[0] (2365:2365:2365) (2331:2331:2331)) + ) + ) + ) )