diff --git a/IP_AXI_ADC/IP_AXI_ADC_2.0/component.xml b/IP_AXI_ADC/IP_AXI_ADC_2.0/component.xml index edb16f8..b1f8971 100644 --- a/IP_AXI_ADC/IP_AXI_ADC_2.0/component.xml +++ b/IP_AXI_ADC/IP_AXI_ADC_2.0/component.xml @@ -993,13 +993,14 @@ zynq + artix7 AXI_Peripheral IP_AXI_ADC_v2.0 - 18 - 2021-09-10T09:11:34Z + 20 + 2023-04-27T15:23:05Z d:/GITEA/IP/IP_AXI_ADC/IP_AXI_ADC_2.0 d:/GITEA/IP/IP_AXI_ADC/IP_AXI_ADC_2.0 @@ -1199,6 +1200,20 @@ d:/GITEA/UPzynq20_test/IP/IP_AXI_ADC/IP_AXI_ADC_2.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_ADC/IP_AXI_ADC_2.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_ADC/IP_AXI_ADC_2.0 diff --git a/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0/component.xml b/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0/component.xml index f5d55ef..7f5cbd9 100644 --- a/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0/component.xml +++ b/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0/component.xml @@ -1451,6 +1451,7 @@ zynq + artix7 AXI_Peripheral @@ -1458,11 +1459,11 @@ IP_AXI_INVERTER_v1.0 S7DNRJ https://ssevendenergy.com - 5 + 6 setcorp:user:IP_AXI_INVERTER:1.0 - 2021-06-10T13:27:55Z + 2023-05-03T08:03:05Z d:/Projects/IP/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 d:/Projects/IP/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 @@ -1527,6 +1528,15 @@ d:/GITEA/UPzynq20_test/IP/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_INVERTER/IP_AXI_INVERTER_1.0 diff --git a/IP_AXI_PWM/IP_AXI_PWM_1.0/component.xml b/IP_AXI_PWM/IP_AXI_PWM_1.0/component.xml index d618256..e2eb96b 100644 --- a/IP_AXI_PWM/IP_AXI_PWM_1.0/component.xml +++ b/IP_AXI_PWM/IP_AXI_PWM_1.0/component.xml @@ -877,13 +877,14 @@ zynq + artix7 AXI_Peripheral IP_AXI_PWM_v1.0 - 7 - 2021-08-12T12:22:11Z + 8 + 2023-05-03T07:39:26Z d:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0 @@ -946,6 +947,15 @@ d:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0 d:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 + d:/GITEA/GitHub/ES/IP_cores/IP_AXI_PWM/IP_AXI_PWM_1.0 @@ -953,7 +963,7 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/362e20292c8426d9.xci b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/362e20292c8426d9.xci new file mode 100644 index 0000000..15f58c5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/362e20292c8426d9.xci @@ -0,0 +1,37 @@ + + + xilinx.com + ipcache + 362e20292c8426d9 + 0 + + + AckChecker_BusBlock16IN_0_0 + + + AckChecker_BusBlock16IN_0_0 + zynq + xc7z020 + clg484 + VHDL + + -3 + + + TRUE + TRUE + 362e20292c8426d9 + 8a237664 + 35 + IP_Unknown + 6 + TRUE + . + + . + 2019.1 + GLOBAL + + + + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0.dcp new file mode 100644 index 0000000..92adf9b Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.v new file mode 100644 index 0000000..78ee81f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..e6731a2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BusBlock16IN,Vivado 2019.1"; +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.v new file mode 100644 index 0000000..349d237 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.vhdl new file mode 100644 index 0000000..914eb57 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/AckChecker_BusBlock16IN_0_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/stats.txt b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/stats.txt new file mode 100644 index 0000000..96023e5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/362e20292c8426d9/stats.txt @@ -0,0 +1,2 @@ +NumberHits:7 +Timestamp: Wed May 03 08:37:41 UTC 2023 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/620c0a6afb1e6b3a.xci b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/620c0a6afb1e6b3a.xci new file mode 100644 index 0000000..a3a973b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/620c0a6afb1e6b3a.xci @@ -0,0 +1,37 @@ + + + xilinx.com + ipcache + 620c0a6afb1e6b3a + 0 + + + AckChecker_BusBlock16OUT_0_0 + + + AckChecker_BusBlock16OUT_0_0 + zynq + xc7z020 + clg484 + VHDL + + -3 + + + TRUE + TRUE + 620c0a6afb1e6b3a + 33b49d5e + 35 + IP_Unknown + 5 + TRUE + . + + . + 2019.1 + GLOBAL + + + + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0.dcp new file mode 100644 index 0000000..90a90c6 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.v new file mode 100644 index 0000000..0c2a135 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16OUT_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix + (Bus_16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT U0 + (.Bus_16OUT(Bus_16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule + +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT + (Bus_16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]Bus_16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(Bus_16OUT[0])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(Bus_16OUT[10])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(Bus_16OUT[11])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(Bus_16OUT[12])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(Bus_16OUT[13])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(Bus_16OUT[14])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(Bus_16OUT[15])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(Bus_16OUT[1])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(Bus_16OUT[2])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(Bus_16OUT[3])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(Bus_16OUT[4])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(Bus_16OUT[5])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(Bus_16OUT[6])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(Bus_16OUT[7])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(Bus_16OUT[8])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(Bus_16OUT[9])); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..5bd0059 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT; + +architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT is +begin +\Bus_16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => Bus_16OUT(0) + ); +\Bus_16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => Bus_16OUT(10) + ); +\Bus_16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => Bus_16OUT(11) + ); +\Bus_16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => Bus_16OUT(12) + ); +\Bus_16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => Bus_16OUT(13) + ); +\Bus_16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => Bus_16OUT(14) + ); +\Bus_16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => Bus_16OUT(15) + ); +\Bus_16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => Bus_16OUT(1) + ); +\Bus_16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => Bus_16OUT(2) + ); +\Bus_16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => Bus_16OUT(3) + ); +\Bus_16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => Bus_16OUT(4) + ); +\Bus_16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => Bus_16OUT(5) + ); +\Bus_16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => Bus_16OUT(6) + ); +\Bus_16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => Bus_16OUT(7) + ); +\Bus_16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => Bus_16OUT(8) + ); +\Bus_16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => Bus_16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BusBlock16OUT,Vivado 2019.1"; +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +begin +U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BusBlock16OUT + port map ( + Bus_16OUT(15 downto 0) => Bus_16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.v new file mode 100644 index 0000000..23428b1 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16OUT_0_0_stub.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(Bus_16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, In9, + In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.vhdl new file mode 100644 index 0000000..ebcf843 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/AckChecker_BusBlock16OUT_0_0_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_BusBlock16OUT_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + Port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/stats.txt b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/stats.txt new file mode 100644 index 0000000..51465ec --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/620c0a6afb1e6b3a/stats.txt @@ -0,0 +1,2 @@ +NumberHits:3 +Timestamp: Wed May 03 08:37:26 UTC 2023 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/9fc500b6c8c4592a.xci b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/9fc500b6c8c4592a.xci new file mode 100644 index 0000000..926b241 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/9fc500b6c8c4592a.xci @@ -0,0 +1,38 @@ + + + xilinx.com + ipcache + 9fc500b6c8c4592a + 0 + + + AckChecker_AckCheckerConcept_0_0 + + + 100000000 + AckChecker_AckCheckerConcept_0_0 + zynq + xc7z020 + clg484 + VHDL + + -3 + + + TRUE + TRUE + 9fc500b6c8c4592a + 29f83029 + 36 + IP_Unknown + 2 + TRUE + . + + . + 2019.1 + GLOBAL + + + + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0.dcp new file mode 100644 index 0000000..6d84113 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.v new file mode 100644 index 0000000..506f807 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..a97101e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept; + +architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AckCheckerConcept,Vivado 2019.1"; +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.v new file mode 100644 index 0000000..2e5c113 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.vhdl new file mode 100644 index 0000000..756ab3d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/AckChecker_AckCheckerConcept_0_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix +-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + +architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/stats.txt b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/stats.txt new file mode 100644 index 0000000..2a1d486 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip/2019.1/9fc500b6c8c4592a/stats.txt @@ -0,0 +1,2 @@ +NumberHits:31 +Timestamp: Wed May 03 08:37:18 UTC 2023 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/gui_handlers.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/gui_handlers.wdf index 26faa26..297a87c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/gui_handlers.wdf +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/gui_handlers.wdf @@ -1,24 +1,39 @@ version:1 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f6f6b:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3234:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6162737472616374636f6d62696e656470616e656c5f6164645f656c656d656e74:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f6f6b:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f7265706f7369746f72795f74726565:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3238:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173657265706f72747461625f726572756e:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636d646d73676469616c6f675f6f6b:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f6164645f7265706f7369746f7279:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:3132:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f6164645f7265706f7369746f7279:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f726566726573685f616c6c5f7265706f7369746f72696573:35:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f72656d6f76655f66726f6d5f70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:3535:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6372656174656e65776469616772616d6469616c6f675f64657369676e5f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:637265617465727362706f72746469616c6f675f706f72745f6e616d65:3230:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:65787072756e7472656570616e656c5f6578705f72756e5f747265655f7461626c65:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f66696c655f67726f75705f66616365745f7461626c65:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3139:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:33:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66616d696c79737570706f72747461626c655f6164645f66616d696c795f6578706c696369746c79:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66616d696c79737570706f72747461626c655f6465766963655f737570706f72745f7461626c65:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f636f70795f746f:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f66696c655f67726f75705f66616365745f7461626c65:3131:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f72656672657368:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3333:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:39:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6970636f7265766965775f7461626265645f70616e65:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:697073746174757373656374696f6e70616e656c5f757067726164655f73656c6563746564:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:69707374617475737461626c6570616e656c5f69705f7374617475735f7461626c65:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f636f6d70616e795f75726c5f646973706c61795f6e616d65:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f76656e646f72:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f76656e646f725f646973706c61795f6e616d65:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f66696c65:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:696e7465726661636573747265657461626c6570616e656c5f696e746572666163655f747265655f7461626c65:33:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f66696c65:36:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6f70656e5f726563656e745f70726f6a656374:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f7265706f727473:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f746f6f6c73:34:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e746f6f6c6261726d67725f72756e:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f77696e646f77:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e746f6f6c6261726d67725f72756e:33:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d616e75616c73656c656374696f6e70616e656c5f667067615f7061727473:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d65737361676562616e6e65725f6368616e6765735f64657465637465645f696e5f76697661646f5f70726f6a6563745f74686174:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d73677472656570616e656c5f6d6573736167655f766965775f74726565:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d7367766965775f637269746963616c5f7761726e696e6773:31:00:00 @@ -29,19 +44,24 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6372656174655f746f705f68646c:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f646973636f6e6e6563745f7273625f70696e:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f69705f7061636b616765725f77697a617264:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f70726f6a656374:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f726567656e65726174655f6c61796f7574:34:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f73796e746865736973:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f7265706f72745f69705f737461747573:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f73796e746865736973:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f736176655f7273625f64657369676e:3132:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f76616c69646174655f7273625f64657369676e:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f70726f6a6563745f73756d6d617279:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:37:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f70726f6a6563745f73756d6d617279:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b6167657273746570636f6e74656e7470616e656c5f6d65737361676573:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:3135:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a65637464617368626f617264766965775f64617368626f617264:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:72736265787465726e616c706f727470726f7070616e656c735f6e616d65:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726566726573687061636b616765727461626c65616374696f6e5f726566726573685f616c6c5f726f77735f696e5f7461626c65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f7061636b6167655f6970:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f72655f7061636b6167655f6970:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f72655f7061636b6167655f6970:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7361766570726f6a6563747574696c735f73617665:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73656c6563746d656e755f686967686c69676874:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f67656e65726174655f6f75747075745f70726f64756374735f696d6d6564696174656c79:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f70726f6a65637473:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c6465726d656e755f6164645f6970:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c6465726d656e755f6372656174655f706f7274:3137:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c6465726d656e755f69705f646f63756d656e746174696f6e:31:00:00 @@ -51,4 +71,4 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c646572766965775f70696e6e696e67:3335:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d7461625f7265706f72745f69705f737461747573:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d7461625f73686f775f69705f737461747573:31:00:00 -eof:3190895930 +eof:1383394027 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/java_command_handlers.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/java_command_handlers.wdf index 572f018..6c46e4b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/java_command_handlers.wdf +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/java_command_handlers.wdf @@ -1,20 +1,23 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6175746f636f6e6e656374706f7274:37:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636f726576696577:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636f726576696577:34:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637265617465626c6f636b64657369676e:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637265617465746f7068646c:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:646973636f6e6e65637472736270696e:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:65646974636f7079:3133:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:656469747061737465:3136:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:65646974756e646f:3130:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:33:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:35:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657277697a61726468616e646c6572:31:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e626c6f636b64657369676e:32:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:726567656e65726174657273626c61796f7574:34:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265706f72746970737461747573:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265706f72746970737461747573:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e696d706c656d656e746174696f6e:31:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e73796e746865736973:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e73796e746865736973:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7361766572736264657369676e:3132:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:757067726164656970:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:76616c696461746572736264657369676e:31:00:00 -eof:3652907272 +eof:185625043 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/project.wpc b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/project.wpc index de67d9c..ccef59f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/project.wpc +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/project.wpc @@ -1,3 +1,3 @@ version:1 -6d6f64655f636f756e7465727c4755494d6f6465:3 +6d6f64655f636f756e7465727c4755494d6f6465:9 eof: diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/synthesis.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/synthesis.wdf index 282290b..1a2fd33 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/synthesis.wdf +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/synthesis.wdf @@ -33,7 +33,7 @@ version:1 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d617373657274:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 -73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323573:00:00 -73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313031332e3537344d42:00:00 -73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3632332e3035354d42:00:00 -eof:3395228048 +73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323873:00:00 +73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313032342e3830314d42:00:00 +73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3633302e3537384d42:00:00 +eof:3984491813 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/webtalk_pa.xml b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/webtalk_pa.xml index ab1c3f7..67eb241 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/webtalk_pa.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt/webtalk_pa.xml @@ -3,7 +3,7 @@ - +
@@ -18,45 +18,63 @@ This means code written to parse this file will need to be revisited each subseq - + + + - + - + + - + - + - - + + + + - - + + + + - - - + + + + + + + + + - - + + + + + - + + + @@ -67,19 +85,24 @@ This means code written to parse this file will need to be revisited each subseq - + - + + - - + + + + + - + + @@ -91,9 +114,9 @@ This means code written to parse this file will need to be revisited each subseq - + - +
diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/.jobs/vrs_config_5.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/.jobs/vrs_config_5.xml new file mode 100644 index 0000000..d107124 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/.jobs/vrs_config_5.xml @@ -0,0 +1,179 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/.vivado.begin.rst index 892025e..b6c14df 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp index fd54d19..54e010f 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.tcl index 6b0fa46..758f85e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 -new_name AckChecker_AckCheckerConcept_0_0 -ip [get_ips AckChecker_AckCheckerConcept_0_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 -new_name AckChecker_AckCheckerConcept_0_0 -ip [get_ips AckChecker_AckCheckerConcept_0_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_0_0.dcp create_report "AckChecker_AckCheckerConcept_0_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds index b905be8..fddb456 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds @@ -2,44 +2,47 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:04:37 2020 -# Process ID: 6832 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 2788 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top AckChecker_AckCheckerConcept_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 19012 +INFO: Helper process launched with PID 11448 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 574.430 ; gain = 182.664 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.355 ; gain = 181.930 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] -INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:101] -INFO: [Synth 8-638] synthesizing module 'AckCheckerConcept' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] -INFO: [Synth 8-256] done synthesizing module 'AckCheckerConcept' (1#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] -INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_0' (2#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] +INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:101] +INFO: [Synth 8-638] synthesizing module 'AckCheckerConcept' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] +INFO: [Synth 8-256] done synthesizing module 'AckCheckerConcept' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.086 ; gain = 246.320 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.086 ; gain = 246.320 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.086 ; gain = 246.320 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 INFO: [Synth 8-802] inferred FSM for state register 'acknowledge_reg' in module 'AckCheckerConcept' @@ -53,7 +56,7 @@ INFO: [Synth 8-802] inferred FSM for state register 'acknowledge_reg' in module --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'acknowledge_reg' using encoding 'sequential' in module 'AckCheckerConcept' --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.086 ; gain = 246.320 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -117,7 +120,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 803.441 ; gain = 411.676 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.207 ; gain = 412.781 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -130,7 +133,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 806.750 ; gain = 414.984 +Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.129 ; gain = 415.703 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -142,7 +145,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -166,7 +169,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report Check Netlist: @@ -179,7 +182,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -191,25 +194,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -243,35 +246,35 @@ Report Instance Areas: |2 | U0 |AckCheckerConcept | 69| +------+---------+------------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 -Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.930 ; gain = 415.164 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 INFO: [Project 1-571] Translating synthesized netlist INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.840 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.266 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis -19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. +19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 924.840 ; gain = 538.379 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.840 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 928.266 ; gain = 541.242 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.266 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.527 ; gain = 435.688 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1366.223 ; gain = 437.957 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_AckCheckerConcept_0_0, cache-ID = 75535be1b50c31fe -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.664 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_AckCheckerConcept_0_0, cache-ID = 9fc500b6c8c4592a +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.215 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:08 2020... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:55 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt index c37db2d..ef62aeb 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt @@ -1,8 +1,8 @@ Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ----------------------------------------------------------------------------------------------------------------------------------------------------------- | Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Wed Apr 29 14:05:08 2020 -| Host : Stas running 64-bit major release (build 9200) +| Date : Wed May 3 11:35:55 2023 +| Host : STAS-W10 running 64-bit major release (build 9200) | Command : report_utilization -file AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_0_utilization_synth.pb | Design : AckChecker_AckCheckerConcept_0_0 | Device : 7z020clg484-3 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/gen_run.xml index 25c2548..b495b86 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.log similarity index 60% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.log rename to LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.log index 3f92930..a5748ba 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.log +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.log @@ -1,6 +1,6 @@ *** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl + with args -log AckChecker_AckCheckerConcept_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_0.tcl ****** Vivado v2019.1 (64-bit) @@ -8,57 +8,54 @@ **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -source Inverter_3lvl_P0N_3lvl_0_4.tcl -notrace +source AckChecker_AckCheckerConcept_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_4 -part xc7z020clg484-3 -mode out_of_context +Command: synth_design -top AckChecker_AckCheckerConcept_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 7672 +INFO: Helper process launched with PID 11448 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 575.129 ; gain = 182.785 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.355 ; gain = 181.930 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] +INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:101] +INFO: [Synth 8-638] synthesizing module 'AckCheckerConcept' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] +INFO: [Synth 8-256] done synthesizing module 'AckCheckerConcept' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/d6cf/AckCheckerConcept.vhd:44] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.793 ; gain = 247.449 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' +INFO: [Synth 8-802] inferred FSM for state register 'acknowledge_reg' in module 'AckCheckerConcept' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 + waiting | 00 | 00 + check | 01 | 01 + waiting_strobe_end | 10 | 10 + iSTATE | 11 | 11 --------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' +INFO: [Synth 8-3354] encoded FSM with state register 'acknowledge_reg' using encoding 'sequential' in module 'AckCheckerConcept' --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.984 ; gain = 246.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -71,13 +68,18 @@ No constraint files found. Start RTL Component Statistics --------------------------------------------------------------------------------- Detailed RTL Component Info : ++---Adders : + 2 Input 8 Bit Adders := 1 +---Registers : - 1 Bit Registers := 19 + 8 Bit Registers := 1 + 1 Bit Registers := 3 +---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 + 2 Input 8 Bit Muxes := 3 + 4 Input 8 Bit Muxes := 1 + 3 Input 2 Bit Muxes := 1 + 2 Input 2 Bit Muxes := 3 + 2 Input 1 Bit Muxes := 2 + 4 Input 1 Bit Muxes := 5 --------------------------------------------------------------------------------- Finished RTL Component Statistics --------------------------------------------------------------------------------- @@ -85,15 +87,20 @@ Finished RTL Component Statistics Start RTL Hierarchical Component Statistics --------------------------------------------------------------------------------- Hierarchical RTL Component report -Module P0N_3lvl +Module AckCheckerConcept Detailed RTL Component Info : ++---Adders : + 2 Input 8 Bit Adders := 1 +---Registers : - 1 Bit Registers := 19 + 8 Bit Registers := 1 + 1 Bit Registers := 3 +---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 + 2 Input 8 Bit Muxes := 3 + 4 Input 8 Bit Muxes := 1 + 3 Input 2 Bit Muxes := 1 + 2 Input 2 Bit Muxes := 3 + 2 Input 1 Bit Muxes := 2 + 4 Input 1 Bit Muxes := 5 --------------------------------------------------------------------------------- Finished RTL Hierarchical Component Statistics --------------------------------------------------------------------------------- @@ -112,7 +119,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 806.691 ; gain = 414.348 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.207 ; gain = 412.781 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -125,7 +132,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.012 ; gain = 420.668 +Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.129 ; gain = 415.703 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -137,7 +144,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -161,7 +168,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report Check Netlist: @@ -174,7 +181,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -186,25 +193,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -220,54 +227,53 @@ Report Cell Usage: +------+-------+------+ | |Cell |Count | +------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| +|1 |CARRY4 | 4| +|2 |LUT1 | 1| +|3 |LUT2 | 25| +|4 |LUT3 | 5| +|5 |LUT4 | 11| +|6 |LUT5 | 6| +|7 |LUT6 | 4| +|8 |FDRE | 13| +------+-------+------+ Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ++------+---------+------------------+------+ +| |Instance |Module |Cells | ++------+---------+------------------+------+ +|1 |top | | 69| +|2 | U0 |AckCheckerConcept | 69| ++------+---------+------------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 --------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 -Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 +Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.309 ; gain = 415.883 INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement +INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 930.840 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.266 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. +19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 930.840 ; gain = 543.824 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.840 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 928.266 ; gain = 541.242 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.266 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1388.254 ; gain = 457.414 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1366.223 ; gain = 437.957 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Inverter_3lvl_P0N_3lvl_0_4, cache-ID = fdc8b3b6ee8afc45 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.293 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_AckCheckerConcept_0_0, cache-ID = 9fc500b6c8c4592a +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.215 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:58 2021... +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.dcp' has been generated. +INFO: [runtcl-4] Executing : report_utilization -file AckChecker_AckCheckerConcept_0_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_0_utilization_synth.pb +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:55 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.sh index d34b3b4..92047b9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.jou index ece7bfd..772a82e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:04:37 2020 -# Process ID: 6832 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 2788 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/AckChecker_AckCheckerConcept_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.pb index aa8c176..2730e28 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/.vivado.begin.rst index 36624cc..114eb83 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp index 4b6b1a7..3a95598 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.tcl index f217c22..c839e42 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 -new_name AckChecker_AckCheckerConcept_0_1 -ip [get_ips AckChecker_AckCheckerConcept_0_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 -new_name AckChecker_AckCheckerConcept_0_1 -ip [get_ips AckChecker_AckCheckerConcept_0_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_0_1.dcp create_report "AckChecker_AckCheckerConcept_0_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_0_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds index 531014c..2fb371f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 20660 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 1000 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:17 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/gen_run.xml index 93fc872..0cc7e29 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.log new file mode 100644 index 0000000..de7e418 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_0_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.sh index 4f2a800..944365d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.jou index 7931be1..aa881f7 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 20660 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 1000 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/AckChecker_AckCheckerConcept_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.pb index 6ac406b..bc58749 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/.vivado.begin.rst index 9c715c9..6ef60d7 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp index b8f6606..918e033 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.tcl index 3d52291..a19c55b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 -new_name AckChecker_AckCheckerConcept_0_2 -ip [get_ips AckChecker_AckCheckerConcept_0_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 -new_name AckChecker_AckCheckerConcept_0_2 -ip [get_ips AckChecker_AckCheckerConcept_0_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_0_2.dcp create_report "AckChecker_AckCheckerConcept_0_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_0_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds index 6e9f7cf..c114465 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 10624 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 6912 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:18 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/gen_run.xml index 57573b7..4f755af 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.log new file mode 100644 index 0000000..331f5d0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_0_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.sh index 869591e..e932d40 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.jou index 7705a77..43be974 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 10624 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 6912 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/AckChecker_AckCheckerConcept_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.pb index 96330d0..3f1f21f 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/.vivado.begin.rst index 5e8ef50..5ed62b0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp index 52629b5..5ba13cc 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.tcl index 6e0e424..7d50e71 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 -new_name AckChecker_AckCheckerConcept_0_3 -ip [get_ips AckChecker_AckCheckerConcept_0_3]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 -new_name AckChecker_AckCheckerConcept_0_3 -ip [get_ips AckChecker_AckCheckerConcept_0_3]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_0_3.dcp create_report "AckChecker_AckCheckerConcept_0_3_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_0_3_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_3_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_3 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds index 7a8c204..12851a3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 17184 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 15884 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_3.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_3, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:18 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/gen_run.xml index 84406b5..3c06c78 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.log new file mode 100644 index 0000000..fef0cb6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_3.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_0_3.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.sh index 98c5490..d3e2cb8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.jou index bf54209..f51b01f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 17184 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 15884 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/AckChecker_AckCheckerConcept_0_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_3.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.pb index 957b538..47c52de 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_3_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/.vivado.begin.rst index 1d002f9..f649997 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp index 871b074..b80c688 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.tcl index 0fadd54..f0bbc30 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 -new_name AckChecker_AckCheckerConcept_0_4 -ip [get_ips AckChecker_AckCheckerConcept_0_4]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 -new_name AckChecker_AckCheckerConcept_0_4 -ip [get_ips AckChecker_AckCheckerConcept_0_4]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_0_4.dcp create_report "AckChecker_AckCheckerConcept_0_4_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_0_4_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_0_4_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_0_4 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds index 009fd9d..e699f55 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 17932 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 1448 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_4.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_4.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_4, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:18 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_4, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/gen_run.xml index 37c60a6..28b6a14 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.log new file mode 100644 index 0000000..58178f5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_4.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_0_4.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_0_4, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:06 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.sh index 9690e34..24794ed 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.jou index dc7b3ae..1b2633b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 17932 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 +# Start of session at: Wed May 3 11:35:58 2023 +# Process ID: 1448 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_0_4.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/AckChecker_AckCheckerConcept_0_4.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_0_4.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.pb index 21fe5f8..31d4793 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_0_4_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/.vivado.begin.rst index 2605fe1..195888c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp index fbcc48a..6de44a3 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.tcl index ecd5670..0b4c4ae 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 -new_name AckChecker_AckCheckerConcept_12_0 -ip [get_ips AckChecker_AckCheckerConcept_12_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 -new_name AckChecker_AckCheckerConcept_12_0 -ip [get_ips AckChecker_AckCheckerConcept_12_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_12_0.dcp create_report "AckChecker_AckCheckerConcept_12_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_12_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_12_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds index 67d0f7a..8e6eec5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 8512 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 12540 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:38 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/gen_run.xml index 33161e0..1dd4114 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.log new file mode 100644 index 0000000..3db7763 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_12_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_12_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.sh index d318c8b..7608a52 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.jou index f5462f0..4ad6cea 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 8512 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 12540 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/AckChecker_AckCheckerConcept_12_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.pb index 8b193db..d11b20c 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/.vivado.begin.rst index 5a100de..08d8cfa 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp index 262baf6..eba930f 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.tcl index ee84f75..fc4fcfa 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 -new_name AckChecker_AckCheckerConcept_12_1 -ip [get_ips AckChecker_AckCheckerConcept_12_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 -new_name AckChecker_AckCheckerConcept_12_1 -ip [get_ips AckChecker_AckCheckerConcept_12_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_12_1.dcp create_report "AckChecker_AckCheckerConcept_12_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_12_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_12_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds index 8228638..2b305d5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 11824 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 +# Start of session at: Wed May 3 11:36:48 2023 +# Process ID: 7208 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:50 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:56 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/gen_run.xml index 8cda4e6..e0112ed 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.log new file mode 100644 index 0000000..8a39ab9 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_12_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_12_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:56 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.sh index 80a27ce..7eb6ae0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.jou index 142a676..7807a7a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 11824 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 +# Start of session at: Wed May 3 11:36:48 2023 +# Process ID: 7208 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/AckChecker_AckCheckerConcept_12_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.pb index 2c4e8ee..1216e2b 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/.vivado.begin.rst index 48d219e..de3ebcf 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp index 30199ea..4bf514d 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.tcl index ebc8967..1190463 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 -new_name AckChecker_AckCheckerConcept_12_2 -ip [get_ips AckChecker_AckCheckerConcept_12_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 -new_name AckChecker_AckCheckerConcept_12_2 -ip [get_ips AckChecker_AckCheckerConcept_12_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_12_2.dcp create_report "AckChecker_AckCheckerConcept_12_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_12_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_12_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds index f86a2fa..05e0667 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 7484 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 +# Start of session at: Wed May 3 11:36:58 2023 +# Process ID: 13720 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:48 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:05 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/gen_run.xml index 4cf5ff9..334fab5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.log new file mode 100644 index 0000000..513019c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_12_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_12_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:05 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.sh index e00d803..ef8fe6f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.jou index c38945b..571c461 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 7484 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 +# Start of session at: Wed May 3 11:36:58 2023 +# Process ID: 13720 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/AckChecker_AckCheckerConcept_12_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.pb index bfd5539..37325fb 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/.vivado.begin.rst index 2c4db42..239d8d3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp index 2cd8097..6568681 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.tcl index b7b65ff..706abb2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 -new_name AckChecker_AckCheckerConcept_12_3 -ip [get_ips AckChecker_AckCheckerConcept_12_3]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 -new_name AckChecker_AckCheckerConcept_12_3 -ip [get_ips AckChecker_AckCheckerConcept_12_3]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_12_3.dcp create_report "AckChecker_AckCheckerConcept_12_3_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_12_3_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_12_3_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_12_3 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds index e679807..1ddd809 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:52 2020 -# Process ID: 13632 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 +# Start of session at: Wed May 3 11:37:08 2023 +# Process ID: 6632 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_3.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_3, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:59 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:15 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/gen_run.xml index 4a0bf8b..b5b6372 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.log new file mode 100644 index 0000000..558f780 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_12_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_3.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_12_3.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_12_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:15 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.sh index 4794865..3efe5dc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.jou index 4ac906c..ae4dc8f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:52 2020 -# Process ID: 13632 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 +# Start of session at: Wed May 3 11:37:08 2023 +# Process ID: 6632 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_12_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_12_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/AckChecker_AckCheckerConcept_12_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_12_3.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.pb index e4c934f..7be004a 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_12_3_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/.vivado.begin.rst index 19e5fa5..bbf6483 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp index 185e3cb..5e5be07 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.tcl index c069935..5f646f0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 -new_name AckChecker_AckCheckerConcept_13_0 -ip [get_ips AckChecker_AckCheckerConcept_13_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 -new_name AckChecker_AckCheckerConcept_13_0 -ip [get_ips AckChecker_AckCheckerConcept_13_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_13_0.dcp create_report "AckChecker_AckCheckerConcept_13_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_13_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_13_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds index 7ccd786..45f2956 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 20324 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 1328 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:38 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:48 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/gen_run.xml index 4824557..a5aead8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.log new file mode 100644 index 0000000..33ed74c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_13_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_13_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:48 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.sh index c1997e0..703b057 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.jou index d63e9e2..f7d339a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 20324 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 1328 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/AckChecker_AckCheckerConcept_13_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.pb index cf38930..574d121 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/.vivado.begin.rst index ca3f2ee..6639909 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp index b736d0e..f17b07c 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.tcl index c9275ce..8aa6c55 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 -new_name AckChecker_AckCheckerConcept_13_1 -ip [get_ips AckChecker_AckCheckerConcept_13_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 -new_name AckChecker_AckCheckerConcept_13_1 -ip [get_ips AckChecker_AckCheckerConcept_13_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_13_1.dcp create_report "AckChecker_AckCheckerConcept_13_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_13_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_13_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds index faeae19..b74a1f3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 17192 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 15936 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:48 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/gen_run.xml index 14cb00d..8da4da9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.log new file mode 100644 index 0000000..2f02c7d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_13_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_13_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.sh index 64eb35e..4f057e2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.jou index c279e0d..6182aa4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 17192 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 15936 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/AckChecker_AckCheckerConcept_13_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.pb index e89f0d7..649ccb9 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/.vivado.begin.rst index ff9aaab..f9b27e2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp index 5f451f2..b9d7476 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.tcl index dac2002..eb2d4a4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 -new_name AckChecker_AckCheckerConcept_13_2 -ip [get_ips AckChecker_AckCheckerConcept_13_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 -new_name AckChecker_AckCheckerConcept_13_2 -ip [get_ips AckChecker_AckCheckerConcept_13_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_13_2.dcp create_report "AckChecker_AckCheckerConcept_13_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_13_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_13_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds index c77c67a..3271932 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 22364 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 +# Start of session at: Wed May 3 11:37:00 2023 +# Process ID: 14260 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:57 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:07 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/gen_run.xml index 1aa39a6..49ab8ab 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.log new file mode 100644 index 0000000..bd9f585 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_13_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_13_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:07 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.sh index 2e8146f..714905a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.jou index 64e8f73..59bbb0a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 22364 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 +# Start of session at: Wed May 3 11:37:00 2023 +# Process ID: 14260 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/AckChecker_AckCheckerConcept_13_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.pb index 436f66f..41312ad 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/.vivado.begin.rst index 48f79ac..f43bd2f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp index a6a2cfe..1045670 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.tcl index e60aa3c..41c9aed 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 -new_name AckChecker_AckCheckerConcept_13_3 -ip [get_ips AckChecker_AckCheckerConcept_13_3]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 -new_name AckChecker_AckCheckerConcept_13_3 -ip [get_ips AckChecker_AckCheckerConcept_13_3]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_13_3.dcp create_report "AckChecker_AckCheckerConcept_13_3_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_13_3_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_13_3_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_13_3 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds index 7115b4a..76c75c4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:52 2020 -# Process ID: 1420 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 +# Start of session at: Wed May 3 11:37:10 2023 +# Process ID: 2152 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_3.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_3, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:59 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/gen_run.xml index 51bbfdb..44ceaf0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.log new file mode 100644 index 0000000..aeaabb6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_13_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_3.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_13_3.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_13_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.sh index 867084e..ee53473 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.jou index 4b22385..ca90fa3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:52 2020 -# Process ID: 1420 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 +# Start of session at: Wed May 3 11:37:10 2023 +# Process ID: 2152 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_13_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_13_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/AckChecker_AckCheckerConcept_13_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_13_3.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.pb index aef469f..ef67333 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_13_3_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/.vivado.begin.rst index 5e14362..a582507 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp index 6c786ec..cf1cd92 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.tcl index 85fbaed..7701c7a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 -new_name AckChecker_AckCheckerConcept_14_0 -ip [get_ips AckChecker_AckCheckerConcept_14_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 -new_name AckChecker_AckCheckerConcept_14_0 -ip [get_ips AckChecker_AckCheckerConcept_14_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_14_0.dcp create_report "AckChecker_AckCheckerConcept_14_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_14_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_14_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds index b6d4d2d..f9e74fc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:31 2020 -# Process ID: 14604 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 8760 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:38 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:48 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/gen_run.xml index 45e0028..27f055e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.log new file mode 100644 index 0000000..e7ee269 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_14_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_14_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:48 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.sh index bd087d0..a3bdfb0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.jou index d9839a0..2ca883a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:31 2020 -# Process ID: 14604 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 8760 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/AckChecker_AckCheckerConcept_14_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.pb index b8626fd..e2141fc 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/.vivado.begin.rst index daf644f..02a53e4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp index d9f2454..1795da6 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.tcl index 2117a52..547666e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 -new_name AckChecker_AckCheckerConcept_14_1 -ip [get_ips AckChecker_AckCheckerConcept_14_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 -new_name AckChecker_AckCheckerConcept_14_1 -ip [get_ips AckChecker_AckCheckerConcept_14_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_14_1.dcp create_report "AckChecker_AckCheckerConcept_14_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_14_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_14_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds index 81f1c71..3a09348 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 15984 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 14656 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:48 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/gen_run.xml index cf0fde9..223bdda 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.log new file mode 100644 index 0000000..34e63d6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_14_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_14_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.sh index a7246f7..b24a129 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.jou index ccab3b3..9fa1fa2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 15984 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 14656 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/AckChecker_AckCheckerConcept_14_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.pb index 86aa5d3..8d5cda3 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/.vivado.begin.rst index 7427996..385c583 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp index b29e3c0..eb8bac3 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.tcl index fa1658b..9587545 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 -new_name AckChecker_AckCheckerConcept_14_2 -ip [get_ips AckChecker_AckCheckerConcept_14_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 -new_name AckChecker_AckCheckerConcept_14_2 -ip [get_ips AckChecker_AckCheckerConcept_14_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_14_2.dcp create_report "AckChecker_AckCheckerConcept_14_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_14_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_14_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds index 85b0a45..46f5d24 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 16168 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 +# Start of session at: Wed May 3 11:37:00 2023 +# Process ID: 13700 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:58 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:07 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/gen_run.xml index ef037b9..eea8319 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.log new file mode 100644 index 0000000..aac009b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_14_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_14_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:07 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.sh index a053fd5..9a29a86 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.jou index c155264..ab26372 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 16168 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 +# Start of session at: Wed May 3 11:37:00 2023 +# Process ID: 13700 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/AckChecker_AckCheckerConcept_14_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.pb index bf6cc35..d346e65 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/.vivado.begin.rst index 54cbe4a..66f80e0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp index 08d0021..48db723 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.tcl index aa73932..cedff9d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 -new_name AckChecker_AckCheckerConcept_14_3 -ip [get_ips AckChecker_AckCheckerConcept_14_3]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 -new_name AckChecker_AckCheckerConcept_14_3 -ip [get_ips AckChecker_AckCheckerConcept_14_3]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_14_3.dcp create_report "AckChecker_AckCheckerConcept_14_3_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_14_3_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_14_3_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_14_3 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds index ac4d867..55c4afd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:54 2020 -# Process ID: 15372 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 +# Start of session at: Wed May 3 11:37:10 2023 +# Process ID: 7532 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_3.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_3, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:06:00 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/gen_run.xml index 0730fee..081e5b3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.log new file mode 100644 index 0000000..c6a1ca0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_14_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_3.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_14_3.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_14_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.sh index cb2164e..04986e1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.jou index 38a95ce..67b16f7 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:54 2020 -# Process ID: 15372 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 +# Start of session at: Wed May 3 11:37:10 2023 +# Process ID: 7532 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_14_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_14_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/AckChecker_AckCheckerConcept_14_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_14_3.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.pb index b2f5e09..54591b0 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_14_3_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/.vivado.begin.rst index 11325eb..3e87acd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp index cb19f0d..73da2c8 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.tcl index a23a67e..790aed9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 -new_name AckChecker_AckCheckerConcept_15_0 -ip [get_ips AckChecker_AckCheckerConcept_15_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 -new_name AckChecker_AckCheckerConcept_15_0 -ip [get_ips AckChecker_AckCheckerConcept_15_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_15_0.dcp create_report "AckChecker_AckCheckerConcept_15_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_15_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_15_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds index 3b5c5fd..7918bb8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 20860 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 7524 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:50 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:47 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/gen_run.xml index 6047efd..d7a902c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.log new file mode 100644 index 0000000..752e3b6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_15_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_15_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:47 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.sh index 1e4799f..aeaa0a5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.jou index 71e8670..4b3d82d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 20860 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 +# Start of session at: Wed May 3 11:36:40 2023 +# Process ID: 7524 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/AckChecker_AckCheckerConcept_15_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.pb index 765e956..95055b0 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/.vivado.begin.rst index e28d502..38229c3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp index d1f7e6c..b174d98 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.tcl index 46fc325..1ca3a95 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 -new_name AckChecker_AckCheckerConcept_15_1 -ip [get_ips AckChecker_AckCheckerConcept_15_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 -new_name AckChecker_AckCheckerConcept_15_1 -ip [get_ips AckChecker_AckCheckerConcept_15_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_15_1.dcp create_report "AckChecker_AckCheckerConcept_15_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_15_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_15_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds index bc6c65a..0c92627 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 21268 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 1492 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:50 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/gen_run.xml index c79d4ea..13f2dc9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.log new file mode 100644 index 0000000..805ed0c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_15_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_15_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:58 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.sh index 71151bb..335aec2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.jou index d26e44e..37aba78 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:41 2020 -# Process ID: 21268 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 +# Start of session at: Wed May 3 11:36:51 2023 +# Process ID: 1492 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/AckChecker_AckCheckerConcept_15_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.pb index 38598d5..44b877d 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/.vivado.begin.rst index 72a3500..bbdb1a9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp index ef27066..6f8c52d 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.tcl index 0294600..9d08fbf 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 -new_name AckChecker_AckCheckerConcept_15_2 -ip [get_ips AckChecker_AckCheckerConcept_15_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 -new_name AckChecker_AckCheckerConcept_15_2 -ip [get_ips AckChecker_AckCheckerConcept_15_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_15_2.dcp create_report "AckChecker_AckCheckerConcept_15_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_15_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_15_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds index 9d77190..6a2f525 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 2088 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 +# Start of session at: Wed May 3 11:37:01 2023 +# Process ID: 836 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:58 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:08 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/gen_run.xml index d01b6f4..c35bd2d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.log new file mode 100644 index 0000000..4d1c5c7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_15_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_15_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:08 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.sh index 94f6683..4ea4c27 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.jou index 5aac417..a69d32b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:51 2020 -# Process ID: 2088 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 +# Start of session at: Wed May 3 11:37:01 2023 +# Process ID: 836 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/AckChecker_AckCheckerConcept_15_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.pb index ff8135a..72b3a70 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/.vivado.begin.rst index f810980..795e79c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp index 08a32a3..3439ca9 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.tcl index e1229a0..e0088b5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 -new_name AckChecker_AckCheckerConcept_15_3 -ip [get_ips AckChecker_AckCheckerConcept_15_3]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 -new_name AckChecker_AckCheckerConcept_15_3 -ip [get_ips AckChecker_AckCheckerConcept_15_3]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_15_3.dcp create_report "AckChecker_AckCheckerConcept_15_3_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_15_3_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_15_3_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_15_3 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds index 28d8e88..cf5a7f3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:59 2020 -# Process ID: 14588 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 +# Start of session at: Wed May 3 11:37:11 2023 +# Process ID: 8724 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_3.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_3, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:06:06 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:18 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/gen_run.xml index 7e75ca0..9dee7df 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.log new file mode 100644 index 0000000..a8b5ac4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_15_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_3.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_15_3.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_15_3, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:18 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.sh index 2c63404..584d07d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.jou index 5c10066..367cac2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:59 2020 -# Process ID: 14588 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 +# Start of session at: Wed May 3 11:37:11 2023 +# Process ID: 8724 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_15_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_15_3.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/AckChecker_AckCheckerConcept_15_3.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_15_3.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.pb index 9ecb36d..7015cbd 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_15_3_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/.vivado.begin.rst index b9d3d03..008201e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp index cce2441..8668681 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.tcl index 7e750a8..163d626 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 -new_name AckChecker_AckCheckerConcept_1_0 -ip [get_ips AckChecker_AckCheckerConcept_1_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 -new_name AckChecker_AckCheckerConcept_1_0 -ip [get_ips AckChecker_AckCheckerConcept_1_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_1_0.dcp create_report "AckChecker_AckCheckerConcept_1_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_1_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_1_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_1_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds index fae694a..504a8f1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 21196 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 3612 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_1_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_1_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:18 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_1_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/gen_run.xml index 5f2d46b..de3e367 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.log new file mode 100644 index 0000000..9b8ea55 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_1_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_1_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_1_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.sh index 007e1f1..44d9544 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.jou index 4242691..9d2a929 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 21196 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 3612 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/AckChecker_AckCheckerConcept_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_1_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.pb index 5504361..dd741f9 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_1_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/.vivado.begin.rst index 69140eb..ff9c13a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp index d9baccc..b6bf09f 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.tcl index bc63b66..59d3e50 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 -new_name AckChecker_AckCheckerConcept_2_0 -ip [get_ips AckChecker_AckCheckerConcept_2_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 -new_name AckChecker_AckCheckerConcept_2_0 -ip [get_ips AckChecker_AckCheckerConcept_2_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_2_0.dcp create_report "AckChecker_AckCheckerConcept_2_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_2_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_2_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_2_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds index b90b1bf..51fe1fc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 5216 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 16228 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_2_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_2_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_2_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:18 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_2_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/gen_run.xml index 33b5569..67cfd7b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.log new file mode 100644 index 0000000..f08366b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_2_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_2_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_2_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.sh index b1418c7..4d79867 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.jou index 46b160f..74456c2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:11 2020 -# Process ID: 5216 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 16228 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_2_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/AckChecker_AckCheckerConcept_2_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_2_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.pb index 51877cc..be6ab0a 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_2_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/.vivado.begin.rst index cc271d1..54bd28d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp index 1580158..a2fba23 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.tcl index b5d19fb..5b362d1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 -new_name AckChecker_AckCheckerConcept_3_0 -ip [get_ips AckChecker_AckCheckerConcept_3_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 -new_name AckChecker_AckCheckerConcept_3_0 -ip [get_ips AckChecker_AckCheckerConcept_3_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_3_0.dcp create_report "AckChecker_AckCheckerConcept_3_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_3_0_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_3_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_3_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds index d648f29..1a59417 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 15552 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 14624 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_3_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_3_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_3_0, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:27 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_3_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/gen_run.xml index d8bd599..b18d99c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.log new file mode 100644 index 0000000..e94ead4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_3_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_3_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_3_0, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.sh index b5d317a..49f4c7f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.jou index 565a5ec..725c181 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 15552 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 14624 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_3_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/AckChecker_AckCheckerConcept_3_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_3_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.pb index 8f2de10..864109c 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_3_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/.vivado.begin.rst index 270272a..f7efe48 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp index 13d1126..c7721d8 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.tcl index d80675b..213bbb9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 -new_name AckChecker_AckCheckerConcept_4_1 -ip [get_ips AckChecker_AckCheckerConcept_4_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 -new_name AckChecker_AckCheckerConcept_4_1 -ip [get_ips AckChecker_AckCheckerConcept_4_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_4_1.dcp create_report "AckChecker_AckCheckerConcept_4_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_4_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_4_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds index 2edd3a4..cbe6629 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 15292 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 13052 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_4_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_4_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:27 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/gen_run.xml index 18bc160..61b3ac6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.log new file mode 100644 index 0000000..eb5c306 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_4_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_4_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:17 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.sh index 55e40f2..801f4a5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.jou index c08558c..d635ece 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 15292 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 +# Start of session at: Wed May 3 11:36:09 2023 +# Process ID: 13052 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_4_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/AckChecker_AckCheckerConcept_4_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_4_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.pb index 1c9c98b..6090a24 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/.vivado.begin.rst index bd1c24b..dcb7c82 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp index 0ab5365..0bf97df 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.tcl index 33efc50..f610f98 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 -new_name AckChecker_AckCheckerConcept_4_2 -ip [get_ips AckChecker_AckCheckerConcept_4_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 -new_name AckChecker_AckCheckerConcept_4_2 -ip [get_ips AckChecker_AckCheckerConcept_4_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_4_2.dcp create_report "AckChecker_AckCheckerConcept_4_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_4_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_4_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_4_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds index d899cf5..ff6b751 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:21 2020 -# Process ID: 19332 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 4300 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_4_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_4_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:28 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/gen_run.xml index 30b7794..1e5df5d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.log new file mode 100644 index 0000000..cbcc426 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_4_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_4_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_4_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.sh index 5e45afc..2618d63 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.jou index c3af7f5..efea71f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:21 2020 -# Process ID: 19332 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 4300 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_4_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_4_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/AckChecker_AckCheckerConcept_4_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_4_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.pb index 5248fa5..d490420 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_4_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/.vivado.begin.rst index 9546d8f..6f1ba54 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp index 584a238..26a07b9 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.tcl index e16b5bc..dfcb755 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 -new_name AckChecker_AckCheckerConcept_5_1 -ip [get_ips AckChecker_AckCheckerConcept_5_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 -new_name AckChecker_AckCheckerConcept_5_1 -ip [get_ips AckChecker_AckCheckerConcept_5_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_5_1.dcp create_report "AckChecker_AckCheckerConcept_5_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_5_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_5_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds index a6fb935..c1045d0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 7912 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 7552 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_5_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_5_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:27 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/gen_run.xml index 8637741..950427c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.log new file mode 100644 index 0000000..537de70 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_5_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_5_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.sh index 181a6fe..82d24b8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.jou index 9d5da5e..8149331 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 7912 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 7552 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_5_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/AckChecker_AckCheckerConcept_5_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_5_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.pb index 3579c70..1e92a62 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/.vivado.begin.rst index 332805e..360653e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp index edc69e8..b9c6075 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.tcl index 00a02dd..15b2f9a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 -new_name AckChecker_AckCheckerConcept_5_2 -ip [get_ips AckChecker_AckCheckerConcept_5_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 -new_name AckChecker_AckCheckerConcept_5_2 -ip [get_ips AckChecker_AckCheckerConcept_5_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_5_2.dcp create_report "AckChecker_AckCheckerConcept_5_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_5_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_5_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_5_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds index 4397a3f..4a222ce 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 11940 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 10912 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_5_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_5_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:38 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/gen_run.xml index 85c1f6f..cd6c638 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.log new file mode 100644 index 0000000..2224068 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_5_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_5_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_5_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.sh index 9e91d8b..837c345 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.jou index 31983a3..dd3b153 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 11940 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 10912 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_5_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_5_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/AckChecker_AckCheckerConcept_5_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_5_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.pb index 47c91b0..7d169bd 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_5_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/.vivado.begin.rst index 0cbecbe..6b8e2c5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp index 91321be..6ebb201 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.tcl index 929c2bd..3d182b0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 -new_name AckChecker_AckCheckerConcept_6_1 -ip [get_ips AckChecker_AckCheckerConcept_6_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 -new_name AckChecker_AckCheckerConcept_6_1 -ip [get_ips AckChecker_AckCheckerConcept_6_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_6_1.dcp create_report "AckChecker_AckCheckerConcept_6_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_6_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_6_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds index 4eca648..6b76a28 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 17496 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 10488 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_6_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_6_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:27 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/gen_run.xml index 617dc47..1124a4e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.log new file mode 100644 index 0000000..d5292c8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_6_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_6_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.sh index 24ab445..b0f7d61 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.jou index 7849844..e4c0d30 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 17496 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 10488 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_6_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/AckChecker_AckCheckerConcept_6_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_6_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.pb index ebe899f..bcf7a41 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/.vivado.begin.rst index 730f41e..8538a49 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp index c5dfab8..ce074f6 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.tcl index b63d106..34e7f89 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 -new_name AckChecker_AckCheckerConcept_6_2 -ip [get_ips AckChecker_AckCheckerConcept_6_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 -new_name AckChecker_AckCheckerConcept_6_2 -ip [get_ips AckChecker_AckCheckerConcept_6_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_6_2.dcp create_report "AckChecker_AckCheckerConcept_6_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_6_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_6_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_6_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds index 07012da..ab9e76a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 2040 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 14416 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_6_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_6_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:38 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/gen_run.xml index c4a50db..17c0277 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.log new file mode 100644 index 0000000..8af393f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_6_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_6_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_6_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.sh index 18d4654..36903bc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.jou index e506e1f..c5fad22 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 2040 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 14416 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_6_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_6_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/AckChecker_AckCheckerConcept_6_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_6_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.pb index 7553e38..4fc622b 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_6_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/.vivado.begin.rst index e31b198..07ce99b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp index 76c30e7..1de3b06 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.tcl index c15f61e..b8e4b95 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 -new_name AckChecker_AckCheckerConcept_7_1 -ip [get_ips AckChecker_AckCheckerConcept_7_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 -new_name AckChecker_AckCheckerConcept_7_1 -ip [get_ips AckChecker_AckCheckerConcept_7_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_7_1.dcp create_report "AckChecker_AckCheckerConcept_7_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_7_1_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_7_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds index b26b66c..aa0382e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 23500 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 9316 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_7_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_7_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_1, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:27 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/gen_run.xml index d87a56f..2999bf5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.log new file mode 100644 index 0000000..56286e6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_7_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_7_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_1, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.sh index 079dc94..f3aabb1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.jou index e49600b..7e3313f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:19 2020 -# Process ID: 23500 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 +# Start of session at: Wed May 3 11:36:20 2023 +# Process ID: 9316 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_7_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/AckChecker_AckCheckerConcept_7_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_7_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.pb index f2e6778..a181e4e 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/.vivado.begin.rst index 67b6f9f..144c189 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp index e7dd167..4358249 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.tcl index b7150f0..dabc6f1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 -new_name AckChecker_AckCheckerConcept_7_2 -ip [get_ips AckChecker_AckCheckerConcept_7_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 -new_name AckChecker_AckCheckerConcept_7_2 -ip [get_ips AckChecker_AckCheckerConcept_7_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_AckCheckerConcept_7_2.dcp create_report "AckChecker_AckCheckerConcept_7_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_AckCheckerConcept_7_2_utilization_synth.rpt -pb AckChecker_AckCheckerConcept_7_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_AckCheckerConcept_7_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds index 1cb29e8..6805a50 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 5524 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 13568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_7_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_7_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_2, cache-ID = 75535be1b50c31fe. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:37 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/gen_run.xml index 35e8643..3e77c81 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.log new file mode 100644 index 0000000..3e33662 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_AckCheckerConcept_7_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_AckCheckerConcept_7_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_AckCheckerConcept_7_2, cache-ID = 9fc500b6c8c4592a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:37 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.sh index d02fa54..ce94967 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.jou index 7800391..3c8a6f2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:05:29 2020 -# Process ID: 5524 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 +# Start of session at: Wed May 3 11:36:29 2023 +# Process ID: 13568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1 # Command line: vivado.exe -log AckChecker_AckCheckerConcept_7_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_AckCheckerConcept_7_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/AckChecker_AckCheckerConcept_7_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_AckCheckerConcept_7_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.pb index 50652ab..7bdc949 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_AckCheckerConcept_7_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/.vivado.begin.rst index 2cae715..6819bf6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp index 8f64ac9..db73a60 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.tcl index a364539..8f4d206 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 -new_name AckChecker_BusBlock16IN_0_0 -ip [get_ips AckChecker_BusBlock16IN_0_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 -new_name AckChecker_BusBlock16IN_0_0 -ip [get_ips AckChecker_BusBlock16IN_0_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_0_0.dcp create_report "AckChecker_BusBlock16IN_0_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds index 8a082b7..9a2ac83 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds @@ -2,48 +2,51 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:10 2020 -# Process ID: 5440 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 14820 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top AckChecker_BusBlock16IN_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 16200 +INFO: Helper process launched with PID 7484 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 574.523 ; gain = 181.055 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.473 ; gain = 182.285 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] -INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:109] -INFO: [Synth 8-638] synthesizing module 'BusBlock16IN' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] -INFO: [Synth 8-256] done synthesizing module 'BusBlock16IN' (1#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] -INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_0' (2#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] +INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:109] +INFO: [Synth 8-638] synthesizing module 'BusBlock16IN' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] +INFO: [Synth 8-256] done synthesizing module 'BusBlock16IN' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 637.910 ; gain = 244.441 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 637.910 ; gain = 244.441 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 637.910 ; gain = 244.441 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 637.910 ; gain = 244.441 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -82,7 +85,7 @@ Start Cross Boundary and Area Optimization Warning: Parallel synthesis criteria is not met WARNING: [Synth 8-3330] design AckChecker_BusBlock16IN_0_0 has an empty top module --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -95,7 +98,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -107,7 +110,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -131,7 +134,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report Check Netlist: @@ -144,7 +147,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -156,25 +159,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -199,33 +202,33 @@ Report Instance Areas: |1 |top | | 0| +------+---------+-------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 -Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.508 ; gain = 401.039 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.883 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.848 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis -15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. +15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 905.883 ; gain = 518.188 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.883 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 906.848 ; gain = 519.789 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.848 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1288.645 ; gain = 382.762 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.277 ; gain = 387.430 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16IN_0_0, cache-ID = 554578a73191d286 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1288.645 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16IN_0_0, cache-ID = 362e20292c8426d9 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.273 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file AckChecker_BusBlock16IN_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:38 2020... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:54 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_utilization_synth.rpt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_utilization_synth.rpt index 5e4450d..1a0adeb 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_utilization_synth.rpt +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0_utilization_synth.rpt @@ -1,8 +1,8 @@ Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------------------- | Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Wed Apr 29 14:08:38 2020 -| Host : Stas running 64-bit major release (build 9200) +| Date : Wed May 3 11:35:54 2023 +| Host : STAS-W10 running 64-bit major release (build 9200) | Command : report_utilization -file AckChecker_BusBlock16IN_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_0_utilization_synth.pb | Design : AckChecker_BusBlock16IN_0_0 | Device : 7z020clg484-3 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/gen_run.xml index 3696f9c..554118d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.log similarity index 71% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.log rename to LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.log index 2ffc169..c4d5b1b 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.log +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.log @@ -1,6 +1,6 @@ *** Running vivado - with args -log Inverter_3lvl_BUS_16IN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl + with args -log AckChecker_BusBlock16IN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_0.tcl ****** Vivado v2019.1 (64-bit) @@ -8,41 +8,44 @@ **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -source Inverter_3lvl_BUS_16IN_0_0.tcl -notrace +source AckChecker_BusBlock16IN_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_BUS_16IN_0_0 -part xc7z020clg484-3 -mode out_of_context +Command: synth_design -top AckChecker_BusBlock16IN_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 12572 +INFO: Helper process launched with PID 7484 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 573.934 ; gain = 182.871 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.473 ; gain = 182.285 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78] -INFO: [Synth 8-3491] module 'BUS_16IN' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:36' bound to instance 'U0' of component 'BUS_16IN' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:109] -INFO: [Synth 8-638] synthesizing module 'BUS_16IN' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:60] -INFO: [Synth 8-256] done synthesizing module 'BUS_16IN' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:60] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] +INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:109] +INFO: [Synth 8-638] synthesizing module 'BusBlock16IN' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] +INFO: [Synth 8-256] done synthesizing module 'BusBlock16IN' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/2edf/BusBlock16IN.vhd:57] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.504 ; gain = 246.316 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -79,9 +82,9 @@ No constraint files found. Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met -WARNING: [Synth 8-3330] design Inverter_3lvl_BUS_16IN_0_0 has an empty top module +WARNING: [Synth 8-3330] design AckChecker_BusBlock16IN_0_0 has an empty top module --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -94,7 +97,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -106,7 +109,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -130,7 +133,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report Check Netlist: @@ -143,7 +146,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -155,25 +158,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -198,33 +201,33 @@ Report Instance Areas: |1 |top | | 0| +------+---------+-------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 -Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 793.395 ; gain = 400.207 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.922 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.848 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis -15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. +15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 905.922 ; gain = 520.039 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 905.922 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 906.848 ; gain = 519.789 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.848 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.023 ; gain = 386.102 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.277 ; gain = 387.430 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Inverter_3lvl_BUS_16IN_0_0, cache-ID = 70127aa8275ccbbd -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.289 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16IN_0_0, cache-ID = 362e20292c8426d9 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.273 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt -pb Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:57 2021... +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.dcp' has been generated. +INFO: [runtcl-4] Executing : report_utilization -file AckChecker_BusBlock16IN_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_0_utilization_synth.pb +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:54 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.sh index 0d0b741..e1e50bc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.jou index 5615d31..bac4b05 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:10 2020 -# Process ID: 5440 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 14820 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/AckChecker_BusBlock16IN_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.pb index 90c5a96..20207a5 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/.vivado.begin.rst index 53b96b8..cde83cd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp index dd80b4b..1040a17 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.tcl index d191a18..18fc7e9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 -new_name AckChecker_BusBlock16IN_0_1 -ip [get_ips AckChecker_BusBlock16IN_0_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 -new_name AckChecker_BusBlock16IN_0_1 -ip [get_ips AckChecker_BusBlock16IN_0_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_0_1.dcp create_report "AckChecker_BusBlock16IN_0_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_0_1_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds index 5fe99f1..f60d607 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 15828 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 +# Start of session at: Wed May 3 11:37:19 2023 +# Process ID: 12568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_1, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:46 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_1, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:26 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/gen_run.xml index 6c33719..fba7ed4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.log new file mode 100644 index 0000000..d0c6655 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_0_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_1, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:26 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.sh index 27c345c..05ff355 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.jou index 877bea8..ba0f7e2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 15828 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 +# Start of session at: Wed May 3 11:37:19 2023 +# Process ID: 12568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/AckChecker_BusBlock16IN_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.pb index fe978db..f308986 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/.vivado.begin.rst index 98f676a..dd32e8b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp index 5949f40..979afff 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.tcl index cd9ced4..7b64394 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 -new_name AckChecker_BusBlock16IN_0_2 -ip [get_ips AckChecker_BusBlock16IN_0_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 -new_name AckChecker_BusBlock16IN_0_2 -ip [get_ips AckChecker_BusBlock16IN_0_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_0_2.dcp create_report "AckChecker_BusBlock16IN_0_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_0_2_utilization_synth.rpt -pb AckChecker_BusBlock16IN_0_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_0_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds index 8ece660..0acabe9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 21592 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 +# Start of session at: Wed May 3 11:37:20 2023 +# Process ID: 14652 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_2, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:46 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_2, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/gen_run.xml index 9c0e7fa..a507f0d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.log new file mode 100644 index 0000000..f5b91b8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_0_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_0_2, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:27 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.sh index 2c41da4..890edd6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.jou index 976105d..c620727 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 21592 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 +# Start of session at: Wed May 3 11:37:20 2023 +# Process ID: 14652 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/AckChecker_BusBlock16IN_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_0_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.pb index fe146c7..89baf71 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_0_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/.vivado.begin.rst index eea0b0e..422061c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp index da7af2f..cae46ea 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.tcl index 3724f10..61f98bc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 -new_name AckChecker_BusBlock16IN_1_0 -ip [get_ips AckChecker_BusBlock16IN_1_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 -new_name AckChecker_BusBlock16IN_1_0 -ip [get_ips AckChecker_BusBlock16IN_1_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_1_0.dcp create_report "AckChecker_BusBlock16IN_1_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_1_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_1_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_1_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds index 8411f14..2abd505 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 9568 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 +# Start of session at: Wed May 3 11:37:29 2023 +# Process ID: 14192 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_1_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_1_0, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:46 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_1_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:35 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/gen_run.xml index c704378..a1953d8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.log new file mode 100644 index 0000000..a027ee5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_1_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_1_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_1_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:35 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.sh index b8e18cf..d50b6ba 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.jou index d987c62..c0303bc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 9568 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 +# Start of session at: Wed May 3 11:37:29 2023 +# Process ID: 14192 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/AckChecker_BusBlock16IN_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_1_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.pb index 66a8331..47de6ef 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_1_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/.vivado.begin.rst index 27839f8..af2594a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp index 55aab8b..692ab15 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.tcl index 235c432..3edba89 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 -new_name AckChecker_BusBlock16IN_2_0 -ip [get_ips AckChecker_BusBlock16IN_2_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 -new_name AckChecker_BusBlock16IN_2_0 -ip [get_ips AckChecker_BusBlock16IN_2_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_2_0.dcp create_report "AckChecker_BusBlock16IN_2_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_2_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_2_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_2_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds index b82682c..d74d077 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 21708 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 +# Start of session at: Wed May 3 11:37:26 2023 +# Process ID: 14796 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_2_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_2_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_2_0, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:47 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_2_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:33 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/gen_run.xml index 65b9ebe..6efcd48 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.log new file mode 100644 index 0000000..246d228 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_2_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_2_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_2_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:33 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.sh index e885a57..ad7236b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.jou index 41ac674..ac7eadb 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 21708 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 +# Start of session at: Wed May 3 11:37:26 2023 +# Process ID: 14796 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_2_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/AckChecker_BusBlock16IN_2_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_2_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.pb index 6b4ce90..fdd25bb 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_2_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/.vivado.begin.rst index 3553077..2694db2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp index 08018b9..a919678 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.tcl index 2f5b5f5..1de8696 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 -new_name AckChecker_BusBlock16IN_4_0 -ip [get_ips AckChecker_BusBlock16IN_4_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 -new_name AckChecker_BusBlock16IN_4_0 -ip [get_ips AckChecker_BusBlock16IN_4_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_4_0.dcp create_report "AckChecker_BusBlock16IN_4_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_4_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_4_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds index 1878a6b..0689316 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 18852 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 +# Start of session at: Wed May 3 11:37:29 2023 +# Process ID: 13508 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_4_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_4_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_0, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:46 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:35 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/gen_run.xml index 8ce7884..befc921 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.log new file mode 100644 index 0000000..7f5d18f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_4_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_4_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:35 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.sh index db1ad4d..8fa2137 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.jou index 8fe23cc..3588c1a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 18852 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 +# Start of session at: Wed May 3 11:37:29 2023 +# Process ID: 13508 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_4_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/AckChecker_BusBlock16IN_4_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_4_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.pb index 367dffe..81ed307 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/.vivado.begin.rst index 742f09c..a5d466b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp index 1964561..9a92f65 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.tcl index 2e6bb2b..317d77f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 -new_name AckChecker_BusBlock16IN_4_1 -ip [get_ips AckChecker_BusBlock16IN_4_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 -new_name AckChecker_BusBlock16IN_4_1 -ip [get_ips AckChecker_BusBlock16IN_4_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_4_1.dcp create_report "AckChecker_BusBlock16IN_4_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_4_1_utilization_synth.rpt -pb AckChecker_BusBlock16IN_4_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_4_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds index 6b7ce04..c67b1fe 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 15796 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 +# Start of session at: Wed May 3 11:37:30 2023 +# Process ID: 7524 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_4_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_4_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_1, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:46 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_1, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:36 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/gen_run.xml index fae32f7..b9ada1e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.log new file mode 100644 index 0000000..171441e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_4_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_4_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_4_1, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:36 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.sh index 3dbe860..dc7bc04 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.jou index ccbe670..61617e7 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:40 2020 -# Process ID: 15796 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 +# Start of session at: Wed May 3 11:37:30 2023 +# Process ID: 7524 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_4_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_4_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/AckChecker_BusBlock16IN_4_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_4_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.pb index c73cf2c..1ed8786 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_4_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/.vivado.begin.rst index ce0c67e..6ae2977 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp index 5b28c4b..1fe7232 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.tcl index db27d4f..339cb6d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 -new_name AckChecker_BusBlock16IN_6_0 -ip [get_ips AckChecker_BusBlock16IN_6_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 -new_name AckChecker_BusBlock16IN_6_0 -ip [get_ips AckChecker_BusBlock16IN_6_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16IN_6_0.dcp create_report "AckChecker_BusBlock16IN_6_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16IN_6_0_utilization_synth.rpt -pb AckChecker_BusBlock16IN_6_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16IN_6_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds index a636e24..cecc46c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:49 2020 -# Process ID: 23256 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 +# Start of session at: Wed May 3 11:37:36 2023 +# Process ID: 9032 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_6_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_6_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_6_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_6_0, cache-ID = 554578a73191d286. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:08:54 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_6_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:41 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/gen_run.xml index 011338b..eb36d05 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/project.wdf deleted file mode 100644 index f9ca837..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:31:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:996450188 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.log new file mode 100644 index 0000000..4c9ff26 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16IN_6_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_6_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16IN_6_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16IN_6_0, cache-ID = 362e20292c8426d9. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:41 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.sh index fa972c3..c6b90e3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.jou index a35d3fd..f69c8f9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:08:49 2020 -# Process ID: 23256 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 +# Start of session at: Wed May 3 11:37:36 2023 +# Process ID: 9032 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16IN_6_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16IN_6_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/AckChecker_BusBlock16IN_6_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16IN_6_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.pb index 03f4156..e804ffd 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16IN_6_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/.vivado.begin.rst index aa051eb..b25ef52 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp index 032d644..ee36c73 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.tcl index 8f7ae73..c6b6d32 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 -new_name AckChecker_BusBlock16OUT_0_0 -ip [get_ips AckChecker_BusBlock16OUT_0_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 -new_name AckChecker_BusBlock16OUT_0_0 -ip [get_ips AckChecker_BusBlock16OUT_0_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16OUT_0_0.dcp create_report "AckChecker_BusBlock16OUT_0_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds index 3005c19..adee879 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds @@ -2,48 +2,51 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:04:37 2020 -# Process ID: 8508 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 15488 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top AckChecker_BusBlock16OUT_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 14452 +INFO: Helper process launched with PID 8416 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 574.457 ; gain = 181.605 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 576.051 ; gain = 182.172 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] -INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:111] -INFO: [Synth 8-638] synthesizing module 'BusBlock16OUT' [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] -INFO: [Synth 8-256] done synthesizing module 'BusBlock16OUT' (1#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] -INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_0' (2#1) [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] +INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:111] +INFO: [Synth 8-638] synthesizing module 'BusBlock16OUT' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] +INFO: [Synth 8-256] done synthesizing module 'BusBlock16OUT' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.773 ; gain = 245.922 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.773 ; gain = 245.922 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.773 ; gain = 245.922 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 638.773 ; gain = 245.922 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -81,7 +84,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 804.895 ; gain = 412.043 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 806.660 ; gain = 412.781 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -94,7 +97,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 804.895 ; gain = 412.043 +Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.594 ; gain = 413.715 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -106,7 +109,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 804.895 ; gain = 412.043 +Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.594 ; gain = 413.715 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -130,7 +133,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- Report Check Netlist: @@ -143,7 +146,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -155,25 +158,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -200,33 +203,33 @@ Report Instance Areas: |2 | U0 |BusBlock16OUT | 16| +------+---------+--------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 -Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.813 ; gain = 414.961 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.656 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.453 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis -15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. +15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 925.656 ; gain = 539.355 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.656 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 928.453 ; gain = 538.527 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.453 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.965 ; gain = 414.309 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1344.508 ; gain = 416.055 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16OUT_0_0, cache-ID = 6bbc64a1eef077bd -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.949 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16OUT_0_0, cache-ID = 620c0a6afb1e6b3a +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.523 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:05:08 2020... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:54 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt index 1371e8b..46c3897 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt @@ -1,8 +1,8 @@ Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --------------------------------------------------------------------------------------------------------------------------------------------------- | Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Wed Apr 29 14:05:08 2020 -| Host : Stas running 64-bit major release (build 9200) +| Date : Wed May 3 11:35:54 2023 +| Host : STAS-W10 running 64-bit major release (build 9200) | Command : report_utilization -file AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_0_utilization_synth.pb | Design : AckChecker_BusBlock16OUT_0_0 | Device : 7z020clg484-3 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/gen_run.xml index 56a2915..2664d87 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.log similarity index 68% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.vds rename to LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.log index b1324a7..05af257 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.log @@ -1,49 +1,51 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:21 2021 -# Process ID: 7204 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_BUS_16IN_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_BUS_16IN_0_0.tcl -notrace + +*** Running vivado + with args -log AckChecker_BusBlock16OUT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16OUT_0_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_BUS_16IN_0_0 -part xc7z020clg484-3 -mode out_of_context +Command: synth_design -top AckChecker_BusBlock16OUT_0_0 -part xc7z020clg484-3 -mode out_of_context Starting synth_design +WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design. +D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci + Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 12572 +INFO: Helper process launched with PID 8416 --------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 573.934 ; gain = 182.871 +Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 576.051 ; gain = 182.172 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78] -INFO: [Synth 8-3491] module 'BUS_16IN' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:36' bound to instance 'U0' of component 'BUS_16IN' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:109] -INFO: [Synth 8-638] synthesizing module 'BUS_16IN' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:60] -INFO: [Synth 8-256] done synthesizing module 'BUS_16IN' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/f296/BUS_16IN.vhd:60] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] +INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:111] +INFO: [Synth 8-638] synthesizing module 'BusBlock16OUT' [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] +INFO: [Synth 8-256] done synthesizing module 'BusBlock16OUT' (1#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ipshared/dbb3/BusBlock16OUT.vhd:55] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_0' (2#1) [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79] --------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- INFO: [Device 21-403] Loading part xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 637.832 ; gain = 246.770 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 640.426 ; gain = 246.547 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -80,9 +82,8 @@ No constraint files found. Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met -WARNING: [Synth 8-3330] design Inverter_3lvl_BUS_16IN_0_0 has an empty top module --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 806.660 ; gain = 412.781 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -95,7 +96,7 @@ No constraint files found. Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.594 ; gain = 413.715 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -107,7 +108,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.594 ; gain = 413.715 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -131,7 +132,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- Report Check Netlist: @@ -144,7 +145,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -156,25 +157,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -187,45 +188,47 @@ Report BlackBoxes: +-+--------------+----------+ Report Cell Usage: -+-+-----+------+ -| |Cell |Count | -+-+-----+------+ -+-+-----+------+ ++------+-----+------+ +| |Cell |Count | ++------+-----+------+ +|1 |LUT2 | 16| ++------+-----+------+ Report Instance Areas: -+------+---------+-------+------+ -| |Instance |Module |Cells | -+------+---------+-------+------+ -|1 |top | | 0| -+------+---------+-------+------+ ++------+---------+--------------+------+ +| |Instance |Module |Cells | ++------+---------+--------------+------+ +|1 |top | | 16| +|2 | U0 |BusBlock16OUT | 16| ++------+---------+--------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 --------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 -Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 794.504 ; gain = 403.441 +Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. +Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 +Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 808.586 ; gain = 414.707 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.922 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.453 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis 15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 905.922 ; gain = 520.039 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 905.922 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 928.453 ; gain = 538.527 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.453 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.023 ; gain = 386.102 +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. +write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1344.508 ; gain = 416.055 WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Inverter_3lvl_BUS_16IN_0_0, cache-ID = 70127aa8275ccbbd -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.289 ; gain = 0.000 +INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AckChecker_BusBlock16OUT_0_0, cache-ID = 620c0a6afb1e6b3a +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.523 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt -pb Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:57 2021... +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.dcp' has been generated. +INFO: [runtcl-4] Executing : report_utilization -file AckChecker_BusBlock16OUT_0_0_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_0_utilization_synth.pb +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:35:54 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.sh index 3b5dae6..bc0cf5b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.jou index 61b5b70..ce5149b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:04:37 2020 -# Process ID: 8508 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 +# Start of session at: Wed May 3 11:35:16 2023 +# Process ID: 15488 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/AckChecker_BusBlock16OUT_0_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.pb index 965ca98..8b07185 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/.vivado.begin.rst index b914d6c..e95a84e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp index 4e930a5..e82dc94 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.tcl index 628167c..9c7da6a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 -new_name AckChecker_BusBlock16OUT_0_1 -ip [get_ips AckChecker_BusBlock16OUT_0_1]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 -new_name AckChecker_BusBlock16OUT_0_1 -ip [get_ips AckChecker_BusBlock16OUT_0_1]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16OUT_0_1.dcp create_report "AckChecker_BusBlock16OUT_0_1_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16OUT_0_1_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_1_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_1 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds index 1a35de7..8e64fe3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:00 2020 -# Process ID: 16060 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 +# Start of session at: Wed May 3 11:36:39 2023 +# Process ID: 12568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_1.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_1, cache-ID = 6bbc64a1eef077bd. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:06:08 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_1, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:46 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/gen_run.xml index 31ee592..1573ec3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.log new file mode 100644 index 0000000..a6ffeee --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16OUT_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_1.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16OUT_0_1.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_1, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:36:46 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.sh index b89f421..a1f99de 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.jou index a66c95e..20620e4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:00 2020 -# Process ID: 16060 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 +# Start of session at: Wed May 3 11:36:39 2023 +# Process ID: 12568 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_1.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/AckChecker_BusBlock16OUT_0_1.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_1.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.pb index 1054f6f..2c72b62 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_1_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/.vivado.begin.rst index 5a093c0..88c5896 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp index f565ac4..7deb44d 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.tcl index b15a560..506c156 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 -new_name AckChecker_BusBlock16OUT_0_2 -ip [get_ips AckChecker_BusBlock16OUT_0_2]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 -new_name AckChecker_BusBlock16OUT_0_2 -ip [get_ips AckChecker_BusBlock16OUT_0_2]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16OUT_0_2.dcp create_report "AckChecker_BusBlock16OUT_0_2_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16OUT_0_2_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_0_2_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_0_2 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds index 5fb89f7..51f8271 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:00 2020 -# Process ID: 14740 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 +# Start of session at: Wed May 3 11:37:17 2023 +# Process ID: 15696 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_2.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_2, cache-ID = 6bbc64a1eef077bd. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:06:08 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_2, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:24 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/gen_run.xml index f1514e0..f86719a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.log new file mode 100644 index 0000000..6bcab7c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16OUT_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_2.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16OUT_0_2.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_0_2, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:24 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.sh index dfc09fd..f8cacd4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.jou index 8069563..afaf70f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:00 2020 -# Process ID: 14740 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 +# Start of session at: Wed May 3 11:37:17 2023 +# Process ID: 15696 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_0_2.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/AckChecker_BusBlock16OUT_0_2.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_0_2.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.pb index 85abbd2..f9807a7 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_0_2_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/.vivado.begin.rst index e4c7d2e..5f81ccd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp index 26b3259..a18a6ce 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.tcl index 49ad817..235dea9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.tcl @@ -24,15 +24,15 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci +read_ip -quiet D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the @@ -44,7 +44,7 @@ foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { } set_param ips.enableIPCacheLiteLoad 1 -set cached_ip [config_ip_cache -export -no_bom -dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 -new_name AckChecker_BusBlock16OUT_1_0 -ip [get_ips AckChecker_BusBlock16OUT_1_0]] +set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 -new_name AckChecker_BusBlock16OUT_1_0 -ip [get_ips AckChecker_BusBlock16OUT_1_0]] if { $cached_ip eq {} } { close [open __synthesis_is_running__ w] @@ -85,32 +85,32 @@ write_checkpoint -force -noxdef AckChecker_BusBlock16OUT_1_0.dcp create_report "AckChecker_BusBlock16OUT_1_0_synth_1_synth_report_utilization_0" "report_utilization -file AckChecker_BusBlock16OUT_1_0_utilization_synth.rpt -pb AckChecker_BusBlock16OUT_1_0_utilization_synth.pb" if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - write_verilog -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v + write_verilog -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode synth_stub D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl + write_vhdl -force -mode synth_stub D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - write_verilog -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v + write_verilog -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - write_vhdl -force -mode funcsim D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl + write_vhdl -force -mode funcsim D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } @@ -120,47 +120,47 @@ if { [catch { if { [catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.dcp D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp } _RESULT ] } { send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_sim_netlist.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_sim_netlist.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } if { [catch { - file rename -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl + file rename -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl } _RESULT ] } { puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" } }; # end if cached_ip -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0 } } -if {[file isdir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0]} { +if {[file isdir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0]} { catch { - file copy -force D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0 + file copy -force D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.ip_user_files/ip/AckChecker_BusBlock16OUT_1_0 } } file delete __synthesis_is_running__ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds index c0d5b04..295a4ac 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:01 2020 -# Process ID: 15432 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 +# Start of session at: Wed May 3 11:37:19 2023 +# Process ID: 11088 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_1_0.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_1_0, cache-ID = 6bbc64a1eef077bd. -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:06:08 2020... +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_1_0, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:26 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/gen_run.xml index 7c45f7b..68d08d5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -46,9 +46,7 @@ - - Vivado Synthesis Defaults - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/project.wdf deleted file mode 100644 index 1c85d85..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f355c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:95469607 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.log new file mode 100644 index 0000000..6472c38 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.log @@ -0,0 +1,17 @@ + +*** Running vivado + with args -log AckChecker_BusBlock16OUT_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_1_0.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_BusBlock16OUT_1_0.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AckChecker_BusBlock16OUT_1_0, cache-ID = 620c0a6afb1e6b3a. +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:37:26 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.sh index d5ea6e1..c641e57 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.jou index 15696f3..0618c4d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:06:01 2020 -# Process ID: 15432 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 +# Start of session at: Wed May 3 11:37:19 2023 +# Process ID: 11088 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1 # Command line: vivado.exe -log AckChecker_BusBlock16OUT_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_BusBlock16OUT_1_0.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/AckChecker_BusBlock16OUT_1_0.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_BusBlock16OUT_1_0.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.pb index d6e985c..6c9192d 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/AckChecker_BusBlock16OUT_1_0_synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.Vivado_Implementation.queue.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.Vivado_Implementation.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.init_design.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.init_design.begin.rst deleted file mode 100644 index dd68c54..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.init_design.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.init_design.end.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.init_design.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.opt_design.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.opt_design.begin.rst deleted file mode 100644 index dd68c54..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.opt_design.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.opt_design.end.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.opt_design.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.place_design.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.place_design.begin.rst deleted file mode 100644 index dd68c54..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.place_design.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.place_design.error.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.place_design.error.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.vivado.begin.rst deleted file mode 100644 index c7ce2d4..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.vivado.error.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/.vivado.error.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.hwdef b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.hwdef deleted file mode 100644 index ded687e..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.hwdef and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.tcl deleted file mode 100644 index 1e53b8d..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.tcl +++ /dev/null @@ -1,160 +0,0 @@ -# -# Report generation script generated by Vivado -# - -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -proc start_step { step } { - set stopFile ".stop.rst" - if {[file isfile .stop.rst]} { - puts "" - puts "*** Halting run - EA reset detected ***" - puts "" - puts "" - return -code error - } - set beginFile ".$step.begin.rst" - set platform "$::tcl_platform(platform)" - set user "$::tcl_platform(user)" - set pid [pid] - set host "" - if { [string equal $platform unix] } { - if { [info exist ::env(HOSTNAME)] } { - set host $::env(HOSTNAME) - } - } else { - if { [info exist ::env(COMPUTERNAME)] } { - set host $::env(COMPUTERNAME) - } - } - set ch [open $beginFile w] - puts $ch "" - puts $ch "" - puts $ch " " - puts $ch " " - puts $ch "" - close $ch -} - -proc end_step { step } { - set endFile ".$step.end.rst" - set ch [open $endFile w] - close $ch -} - -proc step_failed { step } { - set endFile ".$step.error.rst" - set ch [open $endFile w] - close $ch -} - - -start_step init_design -set ACTIVE_STEP init_design -set rc [catch { - create_msg_db init_design.pb - set_param chipscope.maxJobs 3 - create_project -in_memory -part xc7z020clg484-3 - set_property design_mode GateLvl [current_fileset] - set_param project.singleFileAddWarning.threshold 0 - set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] - set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] - set_property ip_repo_paths D:/Projects/IP [current_project] - update_ip_catalog - set_property ip_output_repo D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] - set_property ip_cache_permissions {read write} [current_project] - add_files -quiet D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp - set_msg_config -source 4 -id {BD 41-1661} -limit 0 - set_param project.isImplRun true - add_files D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/AckChecker.bd - set_param project.isImplRun false - set_param project.isImplRun true - link_design -top AckChecker_wrapper -part xc7z020clg484-3 - set_param project.isImplRun false - write_hwdef -force -file AckChecker_wrapper.hwdef - close_msg_db -file init_design.pb -} RESULT] -if {$rc} { - step_failed init_design - return -code error $RESULT -} else { - end_step init_design - unset ACTIVE_STEP -} - -start_step opt_design -set ACTIVE_STEP opt_design -set rc [catch { - create_msg_db opt_design.pb - opt_design - write_checkpoint -force AckChecker_wrapper_opt.dcp - create_report "impl_1_opt_report_drc_0" "report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx" - close_msg_db -file opt_design.pb -} RESULT] -if {$rc} { - step_failed opt_design - return -code error $RESULT -} else { - end_step opt_design - unset ACTIVE_STEP -} - -start_step place_design -set ACTIVE_STEP place_design -set rc [catch { - create_msg_db place_design.pb - if { [llength [get_debug_cores -quiet] ] > 0 } { - implement_debug_core - } - place_design - write_checkpoint -force AckChecker_wrapper_placed.dcp - create_report "impl_1_place_report_io_0" "report_io -file AckChecker_wrapper_io_placed.rpt" - create_report "impl_1_place_report_utilization_0" "report_utilization -file AckChecker_wrapper_utilization_placed.rpt -pb AckChecker_wrapper_utilization_placed.pb" - create_report "impl_1_place_report_control_sets_0" "report_control_sets -verbose -file AckChecker_wrapper_control_sets_placed.rpt" - close_msg_db -file place_design.pb -} RESULT] -if {$rc} { - step_failed place_design - return -code error $RESULT -} else { - end_step place_design - unset ACTIVE_STEP -} - -start_step route_design -set ACTIVE_STEP route_design -set rc [catch { - create_msg_db route_design.pb - route_design - write_checkpoint -force AckChecker_wrapper_routed.dcp - create_report "impl_1_route_report_drc_0" "report_drc -file AckChecker_wrapper_drc_routed.rpt -pb AckChecker_wrapper_drc_routed.pb -rpx AckChecker_wrapper_drc_routed.rpx" - create_report "impl_1_route_report_methodology_0" "report_methodology -file AckChecker_wrapper_methodology_drc_routed.rpt -pb AckChecker_wrapper_methodology_drc_routed.pb -rpx AckChecker_wrapper_methodology_drc_routed.rpx" - create_report "impl_1_route_report_power_0" "report_power -file AckChecker_wrapper_power_routed.rpt -pb AckChecker_wrapper_power_summary_routed.pb -rpx AckChecker_wrapper_power_routed.rpx" - create_report "impl_1_route_report_route_status_0" "report_route_status -file AckChecker_wrapper_route_status.rpt -pb AckChecker_wrapper_route_status.pb" - create_report "impl_1_route_report_timing_summary_0" "report_timing_summary -max_paths 10 -file AckChecker_wrapper_timing_summary_routed.rpt -pb AckChecker_wrapper_timing_summary_routed.pb -rpx AckChecker_wrapper_timing_summary_routed.rpx -warn_on_violation " - create_report "impl_1_route_report_incremental_reuse_0" "report_incremental_reuse -file AckChecker_wrapper_incremental_reuse_routed.rpt" - create_report "impl_1_route_report_clock_utilization_0" "report_clock_utilization -file AckChecker_wrapper_clock_utilization_routed.rpt" - create_report "impl_1_route_report_bus_skew_0" "report_bus_skew -warn_on_violation -file AckChecker_wrapper_bus_skew_routed.rpt -pb AckChecker_wrapper_bus_skew_routed.pb -rpx AckChecker_wrapper_bus_skew_routed.rpx" - close_msg_db -file route_design.pb -} RESULT] -if {$rc} { - write_checkpoint -force AckChecker_wrapper_routed_error.dcp - step_failed route_design - return -code error $RESULT -} else { - end_step route_design - unset ACTIVE_STEP -} - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi deleted file mode 100644 index a3b75c3..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi +++ /dev/null @@ -1,716 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:10:55 2020 -# Process ID: 19328 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1 -# Command line: vivado.exe -log AckChecker_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1\vivado.jou -#----------------------------------------------------------- -source AckChecker_wrapper.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: link_design -top AckChecker_wrapper -part xc7z020clg484-3 -Design is defaulting to srcset: sources_1 -Design is defaulting to constrset: constrs_1 -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_0' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_1' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_10' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_11' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_12' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_13' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_14' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_15' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_16' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_17' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_18' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_19' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_2' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_20' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_21' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_22' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_23' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_24' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_25' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_26' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_27' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_28' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_29' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_3' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_30' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_31' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp' for cell 'AckChecker_i/AckCheckerConcept_4' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_5' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_6' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_7' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_8' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_9' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp' for cell 'AckChecker_i/BusBlock16IN_0' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp' for cell 'AckChecker_i/BusBlock16IN_1' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp' for cell 'AckChecker_i/BusBlock16IN_2' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp' for cell 'AckChecker_i/BusBlock16IN_3' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp' for cell 'AckChecker_i/BusBlock16IN_4' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp' for cell 'AckChecker_i/BusBlock16IN_5' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp' for cell 'AckChecker_i/BusBlock16IN_6' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp' for cell 'AckChecker_i/BusBlock16IN_7' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp' for cell 'AckChecker_i/BusBlock16OUT_0' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp' for cell 'AckChecker_i/BusBlock16OUT_1' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp' for cell 'AckChecker_i/BusBlock16OUT_2' -INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp' for cell 'AckChecker_i/BusBlock16OUT_3' -INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-479] Netlist was created with Vivado 2019.1 -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 836.508 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. -link_design completed successfully -link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 836.508 ; gain = 444.395 -Command: opt_design -Attempting to get a license for feature 'Implementation' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020' -Running DRC as a precondition to command opt_design - -Starting DRC Task -INFO: [DRC 23-27] Running DRC with 2 threads -INFO: [Project 1-461] DRC finished with 0 Errors -INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information. - -Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.509 . Memory (MB): peak = 866.031 ; gain = 29.523 - -Starting Cache Timing Information Task -INFO: [Timing 38-35] Done setting XDC timing constraints. -Ending Cache Timing Information Task | Checksum: b12fa2fa - -Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.840 ; gain = 543.809 - -Starting Logic Optimization Task - -Phase 1 Retarget -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -INFO: [Opt 31-49] Retargeted 0 cell(s). -Phase 1 Retarget | Checksum: b12fa2fa - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells - -Phase 2 Constant propagation -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Phase 2 Constant propagation | Checksum: b12fa2fa - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells - -Phase 3 Sweep -Phase 3 Sweep | Checksum: 7687dffe - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells - -Phase 4 BUFG optimization -INFO: [Opt 31-194] Inserted BUFG Clk_0_IBUF_BUFG_inst to drive 416 load(s) on clock net Clk_0_IBUF_BUFG -INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets -Phase 4 BUFG optimization | Checksum: ebc243cf - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells. - -Phase 5 Shift Register Optimization -INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs -Phase 5 Shift Register Optimization | Checksum: ebc243cf - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells - -Phase 6 Post Processing Netlist -Phase 6 Post Processing Netlist | Checksum: ebc243cf - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells -Opt_design Change Summary -========================= - - -------------------------------------------------------------------------------------------------------------------------- -| Phase | #Cells created | #Cells Removed | #Constrained objects preventing optimizations | -------------------------------------------------------------------------------------------------------------------------- -| Retarget | 0 | 0 | 0 | -| Constant propagation | 0 | 0 | 0 | -| Sweep | 0 | 0 | 0 | -| BUFG optimization | 1 | 0 | 0 | -| Shift Register Optimization | 0 | 0 | 0 | -| Post Processing Netlist | 0 | 0 | 0 | -------------------------------------------------------------------------------------------------------------------------- - - - -Starting Connectivity Check Task - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.492 ; gain = 0.000 -Ending Logic Optimization Task | Checksum: 17f78cb65 - -Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1554.492 ; gain = 0.000 - -Starting Power Optimization Task -INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns. -Ending Power Optimization Task | Checksum: 17f78cb65 - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1554.492 ; gain = 0.000 - -Starting Final Cleanup Task -Ending Final Cleanup Task | Checksum: 17f78cb65 - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.492 ; gain = 0.000 - -Starting Netlist Obfuscation Task -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000 -Ending Netlist Obfuscation Task | Checksum: 17f78cb65 - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Common 17-83] Releasing license: Implementation -73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. -opt_design completed successfully -opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1554.492 ; gain = 717.984 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_opt.dcp' has been generated. -INFO: [runtcl-4] Executing : report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx -Command: report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx -INFO: [IP_Flow 19-1839] IP Catalog is up to date. -INFO: [DRC 23-27] Running DRC with 2 threads -INFO: [Coretcl 2-168] The results of DRC are in file D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpt. -report_drc completed successfully -Command: place_design -Attempting to get a license for feature 'Implementation' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020' -INFO: [DRC 23-27] Running DRC with 2 threads -INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors -INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. -Running DRC as a precondition to command place_design -INFO: [DRC 23-27] Running DRC with 2 threads -INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors -INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. - -Starting Placer Task -INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs - -Phase 1 Placer Initialization - -Phase 1.1 Placer Initialization Netlist Sorting -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.492 ; gain = 0.000 -Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90872012 - -Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.492 ; gain = 0.000 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.492 ; gain = 0.000 - -Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device -INFO: [Timing 38-35] Done setting XDC timing constraints. -ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (226) is greater than number of available sites (200). -The following are banks with available pins: - IO Group: 1 with : SioStd: LVCMOS18 VCCO = 1.8 Termination: 0 TermDir: In RangeId: 1 has only 200 sites available on device, but needs 226 sites. - Term: ackTime_0[0] - Term: ackTime_0[1] - Term: ackTime_0[2] - Term: ackTime_0[3] - Term: ackTime_0[4] - Term: ackTime_0[5] - Term: ackTime_0[6] - Term: ackTime_0[7] - Term: ackTime_0[8] - Term: ackTime_0[9] - Term: ackTime_0[10] - Term: ackTime_0[11] - Term: ackTime_0[12] - Term: ackTime_0[13] - Term: ackTime_0[14] - Term: ackTime_0[15] - Term: ackTime_0[16] - Term: ackTime_0[17] - Term: ackTime_0[18] - Term: ackTime_0[19] - Term: ackTime_0[20] - Term: ackTime_0[21] - Term: ackTime_0[22] - Term: ackTime_0[23] - Term: ackTime_0[24] - Term: ackTime_0[25] - Term: ackTime_0[26] - Term: ackTime_0[27] - Term: ackTime_0[28] - Term: ackTime_0[29] - Term: ackTime_0[30] - Term: ackTime_0[31] - Term: AcknowledgeProtectionEnableGroup0[0] - Term: AcknowledgeProtectionEnableGroup0[1] - Term: AcknowledgeProtectionEnableGroup0[2] - Term: AcknowledgeProtectionEnableGroup0[3] - Term: AcknowledgeProtectionEnableGroup0[4] - Term: AcknowledgeProtectionEnableGroup0[5] - Term: AcknowledgeProtectionEnableGroup0[6] - Term: AcknowledgeProtectionEnableGroup0[7] - Term: AcknowledgeProtectionEnableGroup0[8] - Term: AcknowledgeProtectionEnableGroup0[9] - Term: AcknowledgeProtectionEnableGroup0[10] - Term: AcknowledgeProtectionEnableGroup0[11] - Term: AcknowledgeProtectionEnableGroup0[12] - Term: AcknowledgeProtectionEnableGroup0[13] - Term: AcknowledgeProtectionEnableGroup0[14] - Term: AcknowledgeProtectionEnableGroup0[15] - Term: AcknowledgeProtectionEnableGroup1[0] - Term: AcknowledgeProtectionEnableGroup1[1] - Term: AcknowledgeProtectionEnableGroup1[2] - Term: AcknowledgeProtectionEnableGroup1[3] - Term: AcknowledgeProtectionEnableGroup1[4] - Term: AcknowledgeProtectionEnableGroup1[5] - Term: AcknowledgeProtectionEnableGroup1[6] - Term: AcknowledgeProtectionEnableGroup1[7] - Term: AcknowledgeProtectionEnableGroup1[8] - Term: AcknowledgeProtectionEnableGroup1[9] - Term: AcknowledgeProtectionEnableGroup1[10] - Term: AcknowledgeProtectionEnableGroup1[11] - Term: AcknowledgeProtectionEnableGroup1[12] - Term: AcknowledgeProtectionEnableGroup1[13] - Term: AcknowledgeProtectionEnableGroup1[14] - Term: AcknowledgeProtectionEnableGroup1[15] - Term: CurrentProtectionEnableGroup0[0] - Term: CurrentProtectionEnableGroup0[1] - Term: CurrentProtectionEnableGroup0[2] - Term: CurrentProtectionEnableGroup0[3] - Term: CurrentProtectionEnableGroup0[4] - Term: CurrentProtectionEnableGroup0[5] - Term: CurrentProtectionEnableGroup0[6] - Term: CurrentProtectionEnableGroup0[7] - Term: CurrentProtectionEnableGroup0[8] - Term: CurrentProtectionEnableGroup0[9] - Term: CurrentProtectionEnableGroup0[10] - Term: CurrentProtectionEnableGroup0[11] - Term: CurrentProtectionEnableGroup0[12] - Term: CurrentProtectionEnableGroup0[13] - Term: CurrentProtectionEnableGroup0[14] - Term: CurrentProtectionEnableGroup0[15] - Term: CurrentProtectionEnableGroup1[0] - Term: CurrentProtectionEnableGroup1[1] - Term: CurrentProtectionEnableGroup1[2] - Term: CurrentProtectionEnableGroup1[3] - Term: CurrentProtectionEnableGroup1[4] - Term: CurrentProtectionEnableGroup1[5] - Term: CurrentProtectionEnableGroup1[6] - Term: CurrentProtectionEnableGroup1[7] - Term: CurrentProtectionEnableGroup1[8] - Term: CurrentProtectionEnableGroup1[9] - Term: CurrentProtectionEnableGroup1[10] - Term: CurrentProtectionEnableGroup1[11] - Term: CurrentProtectionEnableGroup1[12] - Term: CurrentProtectionEnableGroup1[13] - Term: CurrentProtectionEnableGroup1[14] - Term: CurrentProtectionEnableGroup1[15] - Term: MaskAcknowledgeGroup0[0] - Term: MaskAcknowledgeGroup0[1] - Term: MaskAcknowledgeGroup0[2] - Term: MaskAcknowledgeGroup0[3] - Term: MaskAcknowledgeGroup0[4] - Term: MaskAcknowledgeGroup0[5] - Term: MaskAcknowledgeGroup0[6] - Term: MaskAcknowledgeGroup0[7] - Term: MaskAcknowledgeGroup0[8] - Term: MaskAcknowledgeGroup0[9] - Term: MaskAcknowledgeGroup0[10] - Term: MaskAcknowledgeGroup0[11] - Term: MaskAcknowledgeGroup0[12] - Term: MaskAcknowledgeGroup0[13] - Term: MaskAcknowledgeGroup0[14] - Term: MaskAcknowledgeGroup0[15] - Term: MaskAcknowledgeGroup1[0] - Term: MaskAcknowledgeGroup1[1] - Term: MaskAcknowledgeGroup1[2] - Term: MaskAcknowledgeGroup1[3] - Term: MaskAcknowledgeGroup1[4] - Term: MaskAcknowledgeGroup1[5] - Term: MaskAcknowledgeGroup1[6] - Term: MaskAcknowledgeGroup1[7] - Term: MaskAcknowledgeGroup1[8] - Term: MaskAcknowledgeGroup1[9] - Term: MaskAcknowledgeGroup1[10] - Term: MaskAcknowledgeGroup1[11] - Term: MaskAcknowledgeGroup1[12] - Term: MaskAcknowledgeGroup1[13] - Term: MaskAcknowledgeGroup1[14] - Term: MaskAcknowledgeGroup1[15] - Term: MaskCurrentGroup0[0] - Term: MaskCurrentGroup0[1] - Term: MaskCurrentGroup0[2] - Term: MaskCurrentGroup0[3] - Term: MaskCurrentGroup0[4] - Term: MaskCurrentGroup0[5] - Term: MaskCurrentGroup0[6] - Term: MaskCurrentGroup0[7] - Term: MaskCurrentGroup0[8] - Term: MaskCurrentGroup0[9] - Term: MaskCurrentGroup0[10] - Term: MaskCurrentGroup0[11] - Term: MaskCurrentGroup0[12] - Term: MaskCurrentGroup0[13] - Term: MaskCurrentGroup0[14] - Term: MaskCurrentGroup0[15] - Term: MaskCurrentGroup1[0] - Term: MaskCurrentGroup1[1] - Term: MaskCurrentGroup1[2] - Term: MaskCurrentGroup1[3] - Term: MaskCurrentGroup1[4] - Term: MaskCurrentGroup1[5] - Term: MaskCurrentGroup1[6] - Term: MaskCurrentGroup1[7] - Term: MaskCurrentGroup1[8] - Term: MaskCurrentGroup1[9] - Term: MaskCurrentGroup1[10] - Term: MaskCurrentGroup1[11] - Term: MaskCurrentGroup1[12] - Term: MaskCurrentGroup1[13] - Term: MaskCurrentGroup1[14] - Term: MaskCurrentGroup1[15] - Term: ReceiverGroup0[0] - Term: ReceiverGroup0[1] - Term: ReceiverGroup0[2] - Term: ReceiverGroup0[3] - Term: ReceiverGroup0[4] - Term: ReceiverGroup0[5] - Term: ReceiverGroup0[6] - Term: ReceiverGroup0[7] - Term: ReceiverGroup0[8] - Term: ReceiverGroup0[9] - Term: ReceiverGroup0[10] - Term: ReceiverGroup0[11] - Term: ReceiverGroup0[12] - Term: ReceiverGroup0[13] - Term: ReceiverGroup0[14] - Term: ReceiverGroup0[15] - Term: ReceiverGroup1[0] - Term: ReceiverGroup1[1] - Term: ReceiverGroup1[2] - Term: ReceiverGroup1[3] - Term: ReceiverGroup1[4] - Term: ReceiverGroup1[5] - Term: ReceiverGroup1[6] - Term: ReceiverGroup1[7] - Term: ReceiverGroup1[8] - Term: ReceiverGroup1[9] - Term: ReceiverGroup1[10] - Term: ReceiverGroup1[11] - Term: ReceiverGroup1[12] - Term: ReceiverGroup1[13] - Term: ReceiverGroup1[14] - Term: ReceiverGroup1[15] - Term: TransmitterGroup0[0] - Term: TransmitterGroup0[1] - Term: TransmitterGroup0[2] - Term: TransmitterGroup0[3] - Term: TransmitterGroup0[4] - Term: TransmitterGroup0[5] - Term: TransmitterGroup0[6] - Term: TransmitterGroup0[7] - Term: TransmitterGroup0[8] - Term: TransmitterGroup0[9] - Term: TransmitterGroup0[10] - Term: TransmitterGroup0[11] - Term: TransmitterGroup0[12] - Term: TransmitterGroup0[13] - Term: TransmitterGroup0[14] - Term: TransmitterGroup0[15] - Term: TransmitterGroup1[0] - Term: TransmitterGroup1[1] - Term: TransmitterGroup1[2] - Term: TransmitterGroup1[3] - Term: TransmitterGroup1[4] - Term: TransmitterGroup1[5] - Term: TransmitterGroup1[6] - Term: TransmitterGroup1[7] - Term: TransmitterGroup1[8] - Term: TransmitterGroup1[9] - Term: TransmitterGroup1[10] - Term: TransmitterGroup1[11] - Term: TransmitterGroup1[12] - Term: TransmitterGroup1[13] - Term: TransmitterGroup1[14] - Term: TransmitterGroup1[15] - Term: Ready_0 - Term: reset_0 - - -ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (290) is greater than number of available sites (200). -The following are banks with available pins: - IO Group: 1 with : SioStd: LVCMOS18 VCCO = 1.8 Termination: 0 TermDir: In RangeId: 1 has only 200 sites available on device, but needs 226 sites. - Term: ackTime_0[0] - Term: ackTime_0[1] - Term: ackTime_0[2] - Term: ackTime_0[3] - Term: ackTime_0[4] - Term: ackTime_0[5] - Term: ackTime_0[6] - Term: ackTime_0[7] - Term: ackTime_0[8] - Term: ackTime_0[9] - Term: ackTime_0[10] - Term: ackTime_0[11] - Term: ackTime_0[12] - Term: ackTime_0[13] - Term: ackTime_0[14] - Term: ackTime_0[15] - Term: ackTime_0[16] - Term: ackTime_0[17] - Term: ackTime_0[18] - Term: ackTime_0[19] - Term: ackTime_0[20] - Term: ackTime_0[21] - Term: ackTime_0[22] - Term: ackTime_0[23] - Term: ackTime_0[24] - Term: ackTime_0[25] - Term: ackTime_0[26] - Term: ackTime_0[27] - Term: ackTime_0[28] - Term: ackTime_0[29] - Term: ackTime_0[30] - Term: ackTime_0[31] - Term: AcknowledgeProtectionEnableGroup0[0] - Term: AcknowledgeProtectionEnableGroup0[1] - Term: AcknowledgeProtectionEnableGroup0[2] - Term: AcknowledgeProtectionEnableGroup0[3] - Term: AcknowledgeProtectionEnableGroup0[4] - Term: AcknowledgeProtectionEnableGroup0[5] - Term: AcknowledgeProtectionEnableGroup0[6] - Term: AcknowledgeProtectionEnableGroup0[7] - Term: AcknowledgeProtectionEnableGroup0[8] - Term: AcknowledgeProtectionEnableGroup0[9] - Term: AcknowledgeProtectionEnableGroup0[10] - Term: AcknowledgeProtectionEnableGroup0[11] - Term: AcknowledgeProtectionEnableGroup0[12] - Term: AcknowledgeProtectionEnableGroup0[13] - Term: AcknowledgeProtectionEnableGroup0[14] - Term: AcknowledgeProtectionEnableGroup0[15] - Term: AcknowledgeProtectionEnableGroup1[0] - Term: AcknowledgeProtectionEnableGroup1[1] - Term: AcknowledgeProtectionEnableGroup1[2] - Term: AcknowledgeProtectionEnableGroup1[3] - Term: AcknowledgeProtectionEnableGroup1[4] - Term: AcknowledgeProtectionEnableGroup1[5] - Term: AcknowledgeProtectionEnableGroup1[6] - Term: AcknowledgeProtectionEnableGroup1[7] - Term: AcknowledgeProtectionEnableGroup1[8] - Term: AcknowledgeProtectionEnableGroup1[9] - Term: AcknowledgeProtectionEnableGroup1[10] - Term: AcknowledgeProtectionEnableGroup1[11] - Term: AcknowledgeProtectionEnableGroup1[12] - Term: AcknowledgeProtectionEnableGroup1[13] - Term: AcknowledgeProtectionEnableGroup1[14] - Term: AcknowledgeProtectionEnableGroup1[15] - Term: CurrentProtectionEnableGroup0[0] - Term: CurrentProtectionEnableGroup0[1] - Term: CurrentProtectionEnableGroup0[2] - Term: CurrentProtectionEnableGroup0[3] - Term: CurrentProtectionEnableGroup0[4] - Term: CurrentProtectionEnableGroup0[5] - Term: CurrentProtectionEnableGroup0[6] - Term: CurrentProtectionEnableGroup0[7] - Term: CurrentProtectionEnableGroup0[8] - Term: CurrentProtectionEnableGroup0[9] - Term: CurrentProtectionEnableGroup0[10] - Term: CurrentProtectionEnableGroup0[11] - Term: CurrentProtectionEnableGroup0[12] - Term: CurrentProtectionEnableGroup0[13] - Term: CurrentProtectionEnableGroup0[14] - Term: CurrentProtectionEnableGroup0[15] - Term: CurrentProtectionEnableGroup1[0] - Term: CurrentProtectionEnableGroup1[1] - Term: CurrentProtectionEnableGroup1[2] - Term: CurrentProtectionEnableGroup1[3] - Term: CurrentProtectionEnableGroup1[4] - Term: CurrentProtectionEnableGroup1[5] - Term: CurrentProtectionEnableGroup1[6] - Term: CurrentProtectionEnableGroup1[7] - Term: CurrentProtectionEnableGroup1[8] - Term: CurrentProtectionEnableGroup1[9] - Term: CurrentProtectionEnableGroup1[10] - Term: CurrentProtectionEnableGroup1[11] - Term: CurrentProtectionEnableGroup1[12] - Term: CurrentProtectionEnableGroup1[13] - Term: CurrentProtectionEnableGroup1[14] - Term: CurrentProtectionEnableGroup1[15] - Term: MaskAcknowledgeGroup0[0] - Term: MaskAcknowledgeGroup0[1] - Term: MaskAcknowledgeGroup0[2] - Term: MaskAcknowledgeGroup0[3] - Term: MaskAcknowledgeGroup0[4] - Term: MaskAcknowledgeGroup0[5] - Term: MaskAcknowledgeGroup0[6] - Term: MaskAcknowledgeGroup0[7] - Term: MaskAcknowledgeGroup0[8] - Term: MaskAcknowledgeGroup0[9] - Term: MaskAcknowledgeGroup0[10] - Term: MaskAcknowledgeGroup0[11] - Term: MaskAcknowledgeGroup0[12] - Term: MaskAcknowledgeGroup0[13] - Term: MaskAcknowledgeGroup0[14] - Term: MaskAcknowledgeGroup0[15] - Term: MaskAcknowledgeGroup1[0] - Term: MaskAcknowledgeGroup1[1] - Term: MaskAcknowledgeGroup1[2] - Term: MaskAcknowledgeGroup1[3] - Term: MaskAcknowledgeGroup1[4] - Term: MaskAcknowledgeGroup1[5] - Term: MaskAcknowledgeGroup1[6] - Term: MaskAcknowledgeGroup1[7] - Term: MaskAcknowledgeGroup1[8] - Term: MaskAcknowledgeGroup1[9] - Term: MaskAcknowledgeGroup1[10] - Term: MaskAcknowledgeGroup1[11] - Term: MaskAcknowledgeGroup1[12] - Term: MaskAcknowledgeGroup1[13] - Term: MaskAcknowledgeGroup1[14] - Term: MaskAcknowledgeGroup1[15] - Term: MaskCurrentGroup0[0] - Term: MaskCurrentGroup0[1] - Term: MaskCurrentGroup0[2] - Term: MaskCurrentGroup0[3] - Term: MaskCurrentGroup0[4] - Term: MaskCurrentGroup0[5] - Term: MaskCurrentGroup0[6] - Term: MaskCurrentGroup0[7] - Term: MaskCurrentGroup0[8] - Term: MaskCurrentGroup0[9] - Term: MaskCurrentGroup0[10] - Term: MaskCurrentGroup0[11] - Term: MaskCurrentGroup0[12] - Term: MaskCurrentGroup0[13] - Term: MaskCurrentGroup0[14] - Term: MaskCurrentGroup0[15] - Term: MaskCurrentGroup1[0] - Term: MaskCurrentGroup1[1] - Term: MaskCurrentGroup1[2] - Term: MaskCurrentGroup1[3] - Term: MaskCurrentGroup1[4] - Term: MaskCurrentGroup1[5] - Term: MaskCurrentGroup1[6] - Term: MaskCurrentGroup1[7] - Term: MaskCurrentGroup1[8] - Term: MaskCurrentGroup1[9] - Term: MaskCurrentGroup1[10] - Term: MaskCurrentGroup1[11] - Term: MaskCurrentGroup1[12] - Term: MaskCurrentGroup1[13] - Term: MaskCurrentGroup1[14] - Term: MaskCurrentGroup1[15] - Term: ReceiverGroup0[0] - Term: ReceiverGroup0[1] - Term: ReceiverGroup0[2] - Term: ReceiverGroup0[3] - Term: ReceiverGroup0[4] - Term: ReceiverGroup0[5] - Term: ReceiverGroup0[6] - Term: ReceiverGroup0[7] - Term: ReceiverGroup0[8] - Term: ReceiverGroup0[9] - Term: ReceiverGroup0[10] - Term: ReceiverGroup0[11] - Term: ReceiverGroup0[12] - Term: ReceiverGroup0[13] - Term: ReceiverGroup0[14] - Term: ReceiverGroup0[15] - Term: ReceiverGroup1[0] - Term: ReceiverGroup1[1] - Term: ReceiverGroup1[2] - Term: ReceiverGroup1[3] - Term: ReceiverGroup1[4] - Term: ReceiverGroup1[5] - Term: ReceiverGroup1[6] - Term: ReceiverGroup1[7] - Term: ReceiverGroup1[8] - Term: ReceiverGroup1[9] - Term: ReceiverGroup1[10] - Term: ReceiverGroup1[11] - Term: ReceiverGroup1[12] - Term: ReceiverGroup1[13] - Term: ReceiverGroup1[14] - Term: ReceiverGroup1[15] - Term: TransmitterGroup0[0] - Term: TransmitterGroup0[1] - Term: TransmitterGroup0[2] - Term: TransmitterGroup0[3] - Term: TransmitterGroup0[4] - Term: TransmitterGroup0[5] - Term: TransmitterGroup0[6] - Term: TransmitterGroup0[7] - Term: TransmitterGroup0[8] - Term: TransmitterGroup0[9] - Term: TransmitterGroup0[10] - Term: TransmitterGroup0[11] - Term: TransmitterGroup0[12] - Term: TransmitterGroup0[13] - Term: TransmitterGroup0[14] - Term: TransmitterGroup0[15] - Term: TransmitterGroup1[0] - Term: TransmitterGroup1[1] - Term: TransmitterGroup1[2] - Term: TransmitterGroup1[3] - Term: TransmitterGroup1[4] - Term: TransmitterGroup1[5] - Term: TransmitterGroup1[6] - Term: TransmitterGroup1[7] - Term: TransmitterGroup1[8] - Term: TransmitterGroup1[9] - Term: TransmitterGroup1[10] - Term: TransmitterGroup1[11] - Term: TransmitterGroup1[12] - Term: TransmitterGroup1[13] - Term: TransmitterGroup1[14] - Term: TransmitterGroup1[15] - Term: Ready_0 - Term: reset_0 - - -ERROR: [Place 30-374] IO placer failed to find a solution -Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve. - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -| IO Placement : Bank Stats | -+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+ -| Id | Pins | Terms | Standards | IDelayCtrls | VREF | VCCO | VR | DCI | -+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+ -| 0 | 0 | 0 | | | | | | | -| 13 | 50 | 0 | | | | | | | -| 33 | 50 | 0 | | | | | | | -| 34 | 50 | 0 | | | | | | | -| 35 | 50 | 0 | | | | | | | -+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+ -| | 200 | 0 | | | | | | | -+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+ - -IO Placement: -+--------+----------------------+-----------------+----------------------+----------------------+----------------------+ -| BankId | Terminal | Standard | Site | Pin | Attributes | -+--------+----------------------+-----------------+----------------------+----------------------+----------------------+ - -Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 03f5f044 - -Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000 -Phase 1 Placer Initialization | Checksum: 03f5f044 - -Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000 -ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed' -Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure. -Ending Placer Task | Checksum: 03f5f044 - -Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000 -INFO: [Common 17-83] Releasing license: Implementation -88 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered. -place_design failed -ERROR: [Common 17-69] Command failed: Placer could not place all instances -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:11:23 2020... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.pb deleted file mode 100644 index fe11822..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.pb and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpt deleted file mode 100644 index e415feb..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpt +++ /dev/null @@ -1,63 +0,0 @@ -Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ---------------------------------------------------------------------------------------------------------------------------------------------- -| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Wed Apr 29 14:11:21 2020 -| Host : Stas running 64-bit major release (build 9200) -| Command : report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx -| Design : AckChecker_wrapper -| Device : xc7z020clg484-3 -| Speed File : -3 -| Design State : Synthesized ---------------------------------------------------------------------------------------------------------------------------------------------- - -Report DRC - -Table of Contents ------------------ -1. REPORT SUMMARY -2. REPORT DETAILS - -1. REPORT SUMMARY ------------------ - Netlist: netlist - Floorplan: design_1 - Design limits: - Ruledeck: default - Max violations: - Violations found: 4 -+---------+------------------+----------------------------+------------+ -| Rule | Severity | Description | Violations | -+---------+------------------+----------------------------+------------+ -| NSTD-1 | Critical Warning | Unspecified I/O Standard | 1 | -| UCIO-1 | Critical Warning | Unconstrained Logical Port | 1 | -| IOCNT-1 | Warning | Number of IOs | 1 | -| ZPS7-1 | Warning | PS7 block required | 1 | -+---------+------------------+----------------------------+------------+ - -2. REPORT DETAILS ------------------ -NSTD-1#1 Critical Warning -Unspecified I/O Standard -291 out of 291 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: AcknowledgeErrorGroup0[15:0], AcknowledgeErrorGroup1[15:0], AcknowledgeProtectionEnableGroup0[15:0], AcknowledgeProtectionEnableGroup1[15:0], CurrentErrorGroup0[15:0], CurrentErrorGroup1[15:0], CurrentProtectionEnableGroup0[15:0], CurrentProtectionEnableGroup1[15:0], MaskAcknowledgeGroup0[15:0], MaskAcknowledgeGroup1[15:0], MaskCurrentGroup0[15:0], MaskCurrentGroup1[15:0], ReceiverGroup0[15:0], ReceiverGroup1[15:0], TransmitterGroup0[15:0] (the first 15 of 20 listed). -Related violations: - -UCIO-1#1 Critical Warning -Unconstrained Logical Port -291 out of 291 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: AcknowledgeErrorGroup0[15:0], AcknowledgeErrorGroup1[15:0], AcknowledgeProtectionEnableGroup0[15:0], AcknowledgeProtectionEnableGroup1[15:0], CurrentErrorGroup0[15:0], CurrentErrorGroup1[15:0], CurrentProtectionEnableGroup0[15:0], CurrentProtectionEnableGroup1[15:0], MaskAcknowledgeGroup0[15:0], MaskAcknowledgeGroup1[15:0], MaskCurrentGroup0[15:0], MaskCurrentGroup1[15:0], ReceiverGroup0[15:0], ReceiverGroup1[15:0], TransmitterGroup0[15:0] (the first 15 of 20 listed). -Related violations: - -IOCNT-1#1 Warning -Number of IOs -The design contains 291 unplaced I/O ports while the target device, xc7z020clg484-3, has 200 remaining available user I/O pins. This DRC assumes that all ports which do not drive MGT pins should be placed on user I/O pins. To correct this issue: -1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary. -2. Check the top-level ports of the design to ensure the correct number of ports are specified. -3. Consider design changes to reduce the number of user I/O pins needed. - -Related violations: - -ZPS7-1#1 Warning -PS7 block required -The PS7 cell must be used in this Zynq design in order to enable correct default configuration. -Related violations: - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpx b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpx deleted file mode 100644 index d90437a..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpx and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_opt.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_opt.dcp deleted file mode 100644 index c873d1e..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_opt.dcp and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.js b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/gen_run.xml deleted file mode 100644 index f75d651..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/gen_run.xml +++ /dev/null @@ -1,164 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/htr.txt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/htr.txt deleted file mode 100644 index 447ab02..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log AckChecker_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/init_design.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/init_design.pb deleted file mode 100644 index ee36c8c..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/init_design.pb and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/opt_design.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/opt_design.pb deleted file mode 100644 index 3fe4c62..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/opt_design.pb and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/place_design.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/place_design.pb deleted file mode 100644 index aa4a946..0000000 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/place_design.pb and /dev/null differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/project.wdf b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/project.wdf deleted file mode 100644 index 5a8ec0c..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/project.wdf +++ /dev/null @@ -1,75 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3435:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31325f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31335f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31345f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f31355f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f335f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f345f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f355f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f365f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c41636b436865636b6572436f6e636570745f76315f305f325c41636b436865636b65725f41636b436865636b6572436f6e636570745f375f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f325f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f345f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b3136494e5f76315f305f365c41636b436865636b65725f427573426c6f636b3136494e5f365f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c427573426c6f636b31364f55545f76315f305f355c41636b436865636b65725f427573426c6f636b31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:32:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:32:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3037393161643236363831303438333661633166663137666332616561666162:506172656e742050412070726f6a656374204944:00 -eof:3533903437 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/rundef.js b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/rundef.js deleted file mode 100644 index deb94fd..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/rundef.js +++ /dev/null @@ -1,40 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -// pre-commands: -ISETouchFile( "init_design", "begin" ); -ISEStep( "vivado", - "-log AckChecker_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace" ); - - - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.bat b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.sh deleted file mode 100644 index 086f734..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/runme.sh +++ /dev/null @@ -1,47 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -# pre-commands: -/bin/touch .init_design.begin.rst -EAStep vivado -log AckChecker_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace - - diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.jou deleted file mode 100644 index ef1b8bf..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:10:55 2020 -# Process ID: 19328 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1 -# Command line: vivado.exe -log AckChecker_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1\vivado.jou -#----------------------------------------------------------- -source AckChecker_wrapper.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.pb deleted file mode 100644 index b155e40..0000000 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/vivado.pb +++ /dev/null @@ -1,4 +0,0 @@ - - - -End Record \ No newline at end of file diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.vivado.begin.rst b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.vivado.begin.rst index 5ec84c4..13d565e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.vivado.begin.rst +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp index 1abb49c..d2c6f69 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.tcl index 4703452..6df9256 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.tcl @@ -23,17 +23,17 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] -set_property parent.project_path D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/Projects/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_vhdl -library xil_defaultlib D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd -add_files D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/AckChecker.bd -set_property used_in_implementation false [get_files -all D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/AckChecker_ooc.xdc] +read_vhdl -library xil_defaultlib D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd +add_files D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/AckChecker.bd +set_property used_in_implementation false [get_files -all D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/AckChecker_ooc.xdc] # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds index a3eb43c..c432f3b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:10:07 2020 -# Process ID: 23472 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1 +# Start of session at: Wed May 3 11:37:44 2023 +# Process ID: 10520 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1 # Command line: vivado.exe -log AckChecker_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_wrapper.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_wrapper.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top AckChecker_wrapper -part xc7z020clg484-3 Starting synth_design @@ -20,105 +20,105 @@ Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Device 21-403] Loading part xc7z020clg484-3 INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 10856 +INFO: Helper process launched with PID 13212 --------------------------------------------------------------------------------- -Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 837.125 ; gain = 178.367 +Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 839.273 ; gain = 178.031 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'AckChecker_wrapper' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] -INFO: [Synth 8-3491] module 'AckChecker' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:14' bound to instance 'AckChecker_i' of component 'AckChecker' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:65] -INFO: [Synth 8-638] synthesizing module 'AckChecker' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_0' of component 'AckChecker_AckCheckerConcept_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:987] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_1' of component 'AckChecker_AckCheckerConcept_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1000] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_10' of component 'AckChecker_AckCheckerConcept_6_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1013] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_11' of component 'AckChecker_AckCheckerConcept_7_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1026] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_12' of component 'AckChecker_AckCheckerConcept_4_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1039] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_13' of component 'AckChecker_AckCheckerConcept_5_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1052] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_14' of component 'AckChecker_AckCheckerConcept_6_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1065] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_15' of component 'AckChecker_AckCheckerConcept_7_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1078] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_16' of component 'AckChecker_AckCheckerConcept_12_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1091] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_17' of component 'AckChecker_AckCheckerConcept_13_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1104] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_18' of component 'AckChecker_AckCheckerConcept_14_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1117] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_19' of component 'AckChecker_AckCheckerConcept_15_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1130] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_2' of component 'AckChecker_AckCheckerConcept_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1143] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_20' of component 'AckChecker_AckCheckerConcept_12_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1156] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_21' of component 'AckChecker_AckCheckerConcept_13_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1169] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_22' of component 'AckChecker_AckCheckerConcept_14_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1182] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_23' of component 'AckChecker_AckCheckerConcept_15_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1195] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_24' of component 'AckChecker_AckCheckerConcept_12_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1208] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_25' of component 'AckChecker_AckCheckerConcept_13_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1221] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_26' of component 'AckChecker_AckCheckerConcept_14_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1234] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_27' of component 'AckChecker_AckCheckerConcept_15_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1247] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_3' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_28' of component 'AckChecker_AckCheckerConcept_12_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1260] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_3' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_29' of component 'AckChecker_AckCheckerConcept_13_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1273] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_3' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_3' of component 'AckChecker_AckCheckerConcept_0_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1286] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_3' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_30' of component 'AckChecker_AckCheckerConcept_14_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1299] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_3' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_31' of component 'AckChecker_AckCheckerConcept_15_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1312] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_3' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_4' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:5' bound to instance 'AckCheckerConcept_4' of component 'AckChecker_AckCheckerConcept_0_4' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1325] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_4' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_1_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_5' of component 'AckChecker_AckCheckerConcept_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1338] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_2_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_6' of component 'AckChecker_AckCheckerConcept_2_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1351] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_2_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_3_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_7' of component 'AckChecker_AckCheckerConcept_3_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1364] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_3_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_8' of component 'AckChecker_AckCheckerConcept_4_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1377] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_9' of component 'AckChecker_AckCheckerConcept_5_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1390] -INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:21] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:5' bound to instance 'BusBlock16IN_0' of component 'AckChecker_BusBlock16IN_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1403] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:5' bound to instance 'BusBlock16IN_1' of component 'AckChecker_BusBlock16IN_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1423] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:5' bound to instance 'BusBlock16IN_2' of component 'AckChecker_BusBlock16IN_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1443] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_2_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:5' bound to instance 'BusBlock16IN_3' of component 'AckChecker_BusBlock16IN_2_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1463] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_2_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_1_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:5' bound to instance 'BusBlock16IN_4' of component 'AckChecker_BusBlock16IN_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1483] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:5' bound to instance 'BusBlock16IN_5' of component 'AckChecker_BusBlock16IN_4_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1503] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:5' bound to instance 'BusBlock16IN_6' of component 'AckChecker_BusBlock16IN_4_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1523] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_6_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:5' bound to instance 'BusBlock16IN_7' of component 'AckChecker_BusBlock16IN_6_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1543] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_6_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_0' of component 'AckChecker_BusBlock16OUT_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1563] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:29] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_1' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:5' bound to instance 'BusBlock16OUT_1' of component 'AckChecker_BusBlock16OUT_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1584] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_1' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:29] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_2' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:5' bound to instance 'BusBlock16OUT_2' of component 'AckChecker_BusBlock16OUT_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1605] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_2' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:29] -INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_1_0' declared at 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_3' of component 'AckChecker_BusBlock16OUT_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1626] -INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_1_0' [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-23472-Stas/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:29] -INFO: [Synth 8-256] done synthesizing module 'AckChecker' (1#1) [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] -INFO: [Synth 8-256] done synthesizing module 'AckChecker_wrapper' (2#1) [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] +INFO: [Synth 8-638] synthesizing module 'AckChecker_wrapper' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] +INFO: [Synth 8-3491] module 'AckChecker' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:14' bound to instance 'AckChecker_i' of component 'AckChecker' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:65] +INFO: [Synth 8-638] synthesizing module 'AckChecker' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_0' of component 'AckChecker_AckCheckerConcept_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:987] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_1' of component 'AckChecker_AckCheckerConcept_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1000] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_10' of component 'AckChecker_AckCheckerConcept_6_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1013] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_11' of component 'AckChecker_AckCheckerConcept_7_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1026] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_12' of component 'AckChecker_AckCheckerConcept_4_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1039] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_13' of component 'AckChecker_AckCheckerConcept_5_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1052] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_14' of component 'AckChecker_AckCheckerConcept_6_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1065] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_15' of component 'AckChecker_AckCheckerConcept_7_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1078] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_16' of component 'AckChecker_AckCheckerConcept_12_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1091] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_17' of component 'AckChecker_AckCheckerConcept_13_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1104] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_18' of component 'AckChecker_AckCheckerConcept_14_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1117] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_19' of component 'AckChecker_AckCheckerConcept_15_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1130] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_2' of component 'AckChecker_AckCheckerConcept_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1143] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_20' of component 'AckChecker_AckCheckerConcept_12_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1156] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_21' of component 'AckChecker_AckCheckerConcept_13_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1169] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_22' of component 'AckChecker_AckCheckerConcept_14_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1182] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_23' of component 'AckChecker_AckCheckerConcept_15_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1195] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_24' of component 'AckChecker_AckCheckerConcept_12_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1208] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_25' of component 'AckChecker_AckCheckerConcept_13_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1221] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_26' of component 'AckChecker_AckCheckerConcept_14_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1234] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_27' of component 'AckChecker_AckCheckerConcept_15_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1247] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_28' of component 'AckChecker_AckCheckerConcept_12_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1260] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_29' of component 'AckChecker_AckCheckerConcept_13_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1273] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_3' of component 'AckChecker_AckCheckerConcept_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1286] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_30' of component 'AckChecker_AckCheckerConcept_14_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1299] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_31' of component 'AckChecker_AckCheckerConcept_15_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1312] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_4' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:5' bound to instance 'AckCheckerConcept_4' of component 'AckChecker_AckCheckerConcept_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1325] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_5' of component 'AckChecker_AckCheckerConcept_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1338] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_2_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_6' of component 'AckChecker_AckCheckerConcept_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1351] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_3_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_7' of component 'AckChecker_AckCheckerConcept_3_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1364] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_3_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_8' of component 'AckChecker_AckCheckerConcept_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1377] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_9' of component 'AckChecker_AckCheckerConcept_5_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1390] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:5' bound to instance 'BusBlock16IN_0' of component 'AckChecker_BusBlock16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1403] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:5' bound to instance 'BusBlock16IN_1' of component 'AckChecker_BusBlock16IN_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1423] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:5' bound to instance 'BusBlock16IN_2' of component 'AckChecker_BusBlock16IN_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1443] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_2_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:5' bound to instance 'BusBlock16IN_3' of component 'AckChecker_BusBlock16IN_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1463] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:5' bound to instance 'BusBlock16IN_4' of component 'AckChecker_BusBlock16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1483] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:5' bound to instance 'BusBlock16IN_5' of component 'AckChecker_BusBlock16IN_4_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1503] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:5' bound to instance 'BusBlock16IN_6' of component 'AckChecker_BusBlock16IN_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1523] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_6_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:5' bound to instance 'BusBlock16IN_7' of component 'AckChecker_BusBlock16IN_6_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1543] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_6_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_0' of component 'AckChecker_BusBlock16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1563] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:5' bound to instance 'BusBlock16OUT_1' of component 'AckChecker_BusBlock16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1584] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:5' bound to instance 'BusBlock16OUT_2' of component 'AckChecker_BusBlock16OUT_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1605] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_3' of component 'AckChecker_BusBlock16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1626] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:29] +INFO: [Synth 8-256] done synthesizing module 'AckChecker' (1#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_wrapper' (2#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] --------------------------------------------------------------------------------- -Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.367 ; gain = 244.609 +Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 905.359 ; gain = 244.117 --------------------------------------------------------------------------------- Report Check Netlist: @@ -131,121 +131,121 @@ Report Check Netlist: Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.367 ; gain = 244.609 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 905.359 ; gain = 244.117 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.367 ; gain = 244.609 +Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 905.359 ; gain = 244.117 --------------------------------------------------------------------------------- INFO: [Project 1-570] Preparing netlist for logic optimization Processing XDC Constraints Initializing timing engine -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' -Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' -Finished Parsing XDC File [d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' -Parsing XDC File [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] -Finished Parsing XDC File [D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' +Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] +Finished Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] Completed Processing XDC Constraints -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.574 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.801 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. -Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1013.574 ; gain = 0.000 +Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1024.801 ; gain = 0.000 --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints @@ -296,10 +296,10 @@ Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_5. (constra Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_6. (constraint file auto generated constraint, line ). Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_7. (constraint file auto generated constraint, line ). --------------------------------------------------------------------------------- -Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -335,7 +335,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -347,13 +347,13 @@ Report RTL Partitions: Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -365,7 +365,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -389,7 +389,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report Check Netlist: @@ -402,7 +402,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -414,25 +414,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -548,25 +548,25 @@ Report Instance Areas: |2 | AckChecker_i |AckChecker | 256| +------+---------------+-----------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.574 ; gain = 244.609 -Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.574 ; gain = 354.816 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 244.117 +Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.734 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.113 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis 105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1023.734 ; gain = 638.031 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.734 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.113 ; gain = 636.340 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.113 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file AckChecker_wrapper_utilization_synth.rpt -pb AckChecker_wrapper_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:10:39 2020... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:38:19 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper_utilization_synth.rpt b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper_utilization_synth.rpt index 7016923..8884146 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper_utilization_synth.rpt +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper_utilization_synth.rpt @@ -1,8 +1,8 @@ Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------- | Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Wed Apr 29 14:10:39 2020 -| Host : Stas running 64-bit major release (build 9200) +| Date : Wed May 3 11:38:19 2023 +| Host : STAS-W10 running 64-bit major release (build 9200) | Command : report_utilization -file AckChecker_wrapper_utilization_synth.rpt -pb AckChecker_wrapper_utilization_synth.pb | Design : AckChecker_wrapper | Device : 7z020clg484-3 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/gen_run.xml b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/gen_run.xml index d15fa82..c615f9a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/gen_run.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.log b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.log new file mode 100644 index 0000000..36f0bcf --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.log @@ -0,0 +1,571 @@ + +*** Running vivado + with args -log AckChecker_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_wrapper.tcl + + +****** Vivado v2019.1 (64-bit) + **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 + **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 + ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. + +source AckChecker_wrapper.tcl -notrace +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1'.) +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. +Command: synth_design -top AckChecker_wrapper -part xc7z020clg484-3 +Starting synth_design +Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' +INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' +INFO: [Device 21-403] Loading part xc7z020clg484-3 +INFO: Launching helper process for spawning children vivado processes +INFO: Helper process launched with PID 13212 +--------------------------------------------------------------------------------- +Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 839.273 ; gain = 178.031 +--------------------------------------------------------------------------------- +INFO: [Synth 8-638] synthesizing module 'AckChecker_wrapper' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] +INFO: [Synth 8-3491] module 'AckChecker' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:14' bound to instance 'AckChecker_i' of component 'AckChecker' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:65] +INFO: [Synth 8-638] synthesizing module 'AckChecker' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_0' of component 'AckChecker_AckCheckerConcept_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:987] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_1' of component 'AckChecker_AckCheckerConcept_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1000] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_10' of component 'AckChecker_AckCheckerConcept_6_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1013] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_11' of component 'AckChecker_AckCheckerConcept_7_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1026] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_12' of component 'AckChecker_AckCheckerConcept_4_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1039] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_13' of component 'AckChecker_AckCheckerConcept_5_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1052] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_14' of component 'AckChecker_AckCheckerConcept_6_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1065] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_6_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_15' of component 'AckChecker_AckCheckerConcept_7_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1078] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_7_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_16' of component 'AckChecker_AckCheckerConcept_12_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1091] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_17' of component 'AckChecker_AckCheckerConcept_13_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1104] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_18' of component 'AckChecker_AckCheckerConcept_14_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1117] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_19' of component 'AckChecker_AckCheckerConcept_15_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1130] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_2' of component 'AckChecker_AckCheckerConcept_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1143] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_20' of component 'AckChecker_AckCheckerConcept_12_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1156] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_21' of component 'AckChecker_AckCheckerConcept_13_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1169] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_22' of component 'AckChecker_AckCheckerConcept_14_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1182] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_23' of component 'AckChecker_AckCheckerConcept_15_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1195] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_24' of component 'AckChecker_AckCheckerConcept_12_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1208] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_25' of component 'AckChecker_AckCheckerConcept_13_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1221] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_26' of component 'AckChecker_AckCheckerConcept_14_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1234] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:5' bound to instance 'AckCheckerConcept_27' of component 'AckChecker_AckCheckerConcept_15_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1247] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_2_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_28' of component 'AckChecker_AckCheckerConcept_12_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1260] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_12_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_29' of component 'AckChecker_AckCheckerConcept_13_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1273] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_13_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_3' of component 'AckChecker_AckCheckerConcept_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1286] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_30' of component 'AckChecker_AckCheckerConcept_14_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1299] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_14_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:5' bound to instance 'AckCheckerConcept_31' of component 'AckChecker_AckCheckerConcept_15_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1312] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_15_3_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_4' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:5' bound to instance 'AckCheckerConcept_4' of component 'AckChecker_AckCheckerConcept_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1325] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_0_4_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_5' of component 'AckChecker_AckCheckerConcept_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1338] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_1_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_2_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_6' of component 'AckChecker_AckCheckerConcept_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1351] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_2_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_3_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:5' bound to instance 'AckCheckerConcept_7' of component 'AckChecker_AckCheckerConcept_3_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1364] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_3_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_3_0_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_8' of component 'AckChecker_AckCheckerConcept_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1377] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_4_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:5' bound to instance 'AckCheckerConcept_9' of component 'AckChecker_AckCheckerConcept_5_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1390] +INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_AckCheckerConcept_5_1_stub.vhdl:21] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:5' bound to instance 'BusBlock16IN_0' of component 'AckChecker_BusBlock16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1403] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:5' bound to instance 'BusBlock16IN_1' of component 'AckChecker_BusBlock16IN_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1423] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_1_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:5' bound to instance 'BusBlock16IN_2' of component 'AckChecker_BusBlock16IN_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1443] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_0_2_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_2_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:5' bound to instance 'BusBlock16IN_3' of component 'AckChecker_BusBlock16IN_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1463] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_2_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_2_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:5' bound to instance 'BusBlock16IN_4' of component 'AckChecker_BusBlock16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1483] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_1_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:5' bound to instance 'BusBlock16IN_5' of component 'AckChecker_BusBlock16IN_4_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1503] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:5' bound to instance 'BusBlock16IN_6' of component 'AckChecker_BusBlock16IN_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1523] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_4_1_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_6_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:5' bound to instance 'BusBlock16IN_7' of component 'AckChecker_BusBlock16IN_6_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1543] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_6_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16IN_6_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_0' of component 'AckChecker_BusBlock16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1563] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:5' bound to instance 'BusBlock16OUT_1' of component 'AckChecker_BusBlock16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1584] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_1_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:5' bound to instance 'BusBlock16OUT_2' of component 'AckChecker_BusBlock16OUT_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1605] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_0_2_stub.vhdl:29] +INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:5' bound to instance 'BusBlock16OUT_3' of component 'AckChecker_BusBlock16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:1626] +INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/.Xil/Vivado-10520-STAS-W10/realtime/AckChecker_BusBlock16OUT_1_0_stub.vhdl:29] +INFO: [Synth 8-256] done synthesizing module 'AckChecker' (1#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/synth/AckChecker.vhd:43] +INFO: [Synth 8-256] done synthesizing module 'AckChecker_wrapper' (2#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/hdl/AckChecker_wrapper.vhd:39] +--------------------------------------------------------------------------------- +Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 905.359 ; gain = 244.117 +--------------------------------------------------------------------------------- + +Report Check Netlist: ++------+------------------+-------+---------+-------+------------------+ +| |Item |Errors |Warnings |Status |Description | ++------+------------------+-------+---------+-------+------------------+ +|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | ++------+------------------+-------+---------+-------+------------------+ +--------------------------------------------------------------------------------- +Start Handling Custom Attributes +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 905.359 ; gain = 244.117 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 905.359 ; gain = 244.117 +--------------------------------------------------------------------------------- +INFO: [Project 1-570] Preparing netlist for logic optimization + +Processing XDC Constraints +Initializing timing engine +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_7' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_8' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_9' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_10' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_11' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_12' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_13' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_14' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_15' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_16' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_17' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_18' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_19' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_20' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_21' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_22' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_23' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_24' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_25' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_26' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_27' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_28' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_29' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_30' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_0_0_in_context.xdc] for cell 'AckChecker_i/AckCheckerConcept_31' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16OUT_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_0_0_in_context.xdc] for cell 'AckChecker_i/BusBlock16IN_7' +Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] +Finished Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/dont_touch.xdc] +Completed Processing XDC Constraints + +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.801 ; gain = 0.000 +INFO: [Project 1-111] Unisim Transformation Summary: +No Unisim elements were transformed. + +Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1024.801 ; gain = 0.000 +--------------------------------------------------------------------------------- +Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Loading Part and Timing Information +--------------------------------------------------------------------------------- +Loading part: xc7z020clg484-3 +--------------------------------------------------------------------------------- +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Applying 'set_property' XDC Constraints +--------------------------------------------------------------------------------- +Applied set_property DONT_TOUCH = true for AckChecker_i. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_0. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_1. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_2. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_3. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_4. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_5. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_6. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_7. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_8. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_9. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_10. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_11. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_12. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_13. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_14. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_15. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_16. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_17. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_18. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_19. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_20. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_21. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_22. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_23. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_24. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_25. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_26. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_27. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_28. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_29. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_30. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/AckCheckerConcept_31. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16OUT_0. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16OUT_1. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16OUT_2. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16OUT_3. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_0. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_1. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_2. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_3. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_4. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_5. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_6. (constraint file auto generated constraint, line ). +Applied set_property DONT_TOUCH = true for AckChecker_i/BusBlock16IN_7. (constraint file auto generated constraint, line ). +--------------------------------------------------------------------------------- +Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start RTL Component Statistics +--------------------------------------------------------------------------------- +Detailed RTL Component Info : +--------------------------------------------------------------------------------- +Finished RTL Component Statistics +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start RTL Hierarchical Component Statistics +--------------------------------------------------------------------------------- +Hierarchical RTL Component report +--------------------------------------------------------------------------------- +Finished RTL Hierarchical Component Statistics +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Part Resource Summary +--------------------------------------------------------------------------------- +Part Resources: +DSPs: 220 (col length:60) +BRAMs: 280 (col length: RAMB18 60 RAMB36 30) +--------------------------------------------------------------------------------- +Finished Part Resource Summary +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Cross Boundary and Area Optimization +--------------------------------------------------------------------------------- +Warning: Parallel synthesis criteria is not met +--------------------------------------------------------------------------------- +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start Applying XDC Timing Constraints +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Timing Optimization +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start Technology Mapping +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Flattening Before IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Flattening Before IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Final Netlist Cleanup +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Final Netlist Cleanup +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report Check Netlist: ++------+------------------+-------+---------+-------+------------------+ +| |Item |Errors |Warnings |Status |Description | ++------+------------------+-------+---------+-------+------------------+ +|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | ++------+------------------+-------+---------+-------+------------------+ +--------------------------------------------------------------------------------- +Start Renaming Generated Instances +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start Rebuilding User Hierarchy +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Renaming Generated Ports +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Handling Custom Attributes +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Renaming Generated Nets +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Writing Synthesis Report +--------------------------------------------------------------------------------- + +Report BlackBoxes: ++------+----------------------------------+----------+ +| |BlackBox name |Instances | ++------+----------------------------------+----------+ +|1 |AckChecker_AckCheckerConcept_0_0 | 1| +|2 |AckChecker_AckCheckerConcept_0_1 | 1| +|3 |AckChecker_AckCheckerConcept_6_1 | 1| +|4 |AckChecker_AckCheckerConcept_7_1 | 1| +|5 |AckChecker_AckCheckerConcept_4_2 | 1| +|6 |AckChecker_AckCheckerConcept_5_2 | 1| +|7 |AckChecker_AckCheckerConcept_6_2 | 1| +|8 |AckChecker_AckCheckerConcept_7_2 | 1| +|9 |AckChecker_AckCheckerConcept_12_0 | 1| +|10 |AckChecker_AckCheckerConcept_13_0 | 1| +|11 |AckChecker_AckCheckerConcept_14_0 | 1| +|12 |AckChecker_AckCheckerConcept_15_0 | 1| +|13 |AckChecker_AckCheckerConcept_0_2 | 1| +|14 |AckChecker_AckCheckerConcept_12_1 | 1| +|15 |AckChecker_AckCheckerConcept_13_1 | 1| +|16 |AckChecker_AckCheckerConcept_14_1 | 1| +|17 |AckChecker_AckCheckerConcept_15_1 | 1| +|18 |AckChecker_AckCheckerConcept_12_2 | 1| +|19 |AckChecker_AckCheckerConcept_13_2 | 1| +|20 |AckChecker_AckCheckerConcept_14_2 | 1| +|21 |AckChecker_AckCheckerConcept_15_2 | 1| +|22 |AckChecker_AckCheckerConcept_12_3 | 1| +|23 |AckChecker_AckCheckerConcept_13_3 | 1| +|24 |AckChecker_AckCheckerConcept_0_3 | 1| +|25 |AckChecker_AckCheckerConcept_14_3 | 1| +|26 |AckChecker_AckCheckerConcept_15_3 | 1| +|27 |AckChecker_AckCheckerConcept_0_4 | 1| +|28 |AckChecker_AckCheckerConcept_1_0 | 1| +|29 |AckChecker_AckCheckerConcept_2_0 | 1| +|30 |AckChecker_AckCheckerConcept_3_0 | 1| +|31 |AckChecker_AckCheckerConcept_4_1 | 1| +|32 |AckChecker_AckCheckerConcept_5_1 | 1| +|33 |AckChecker_BusBlock16IN_0_0 | 1| +|34 |AckChecker_BusBlock16IN_0_1 | 1| +|35 |AckChecker_BusBlock16IN_0_2 | 1| +|36 |AckChecker_BusBlock16IN_2_0 | 1| +|37 |AckChecker_BusBlock16IN_1_0 | 1| +|38 |AckChecker_BusBlock16IN_4_0 | 1| +|39 |AckChecker_BusBlock16IN_4_1 | 1| +|40 |AckChecker_BusBlock16IN_6_0 | 1| +|41 |AckChecker_BusBlock16OUT_0_0 | 1| +|42 |AckChecker_BusBlock16OUT_0_1 | 1| +|43 |AckChecker_BusBlock16OUT_0_2 | 1| +|44 |AckChecker_BusBlock16OUT_1_0 | 1| ++------+----------------------------------+----------+ + +Report Cell Usage: ++------+------------------------------------------+------+ +| |Cell |Count | ++------+------------------------------------------+------+ +|1 |AckChecker_AckCheckerConcept_0_0_bbox_0 | 1| +|2 |AckChecker_AckCheckerConcept_0_1_bbox_1 | 1| +|3 |AckChecker_AckCheckerConcept_0_2_bbox_12 | 1| +|4 |AckChecker_AckCheckerConcept_0_3_bbox_23 | 1| +|5 |AckChecker_AckCheckerConcept_0_4_bbox_26 | 1| +|6 |AckChecker_AckCheckerConcept_12_0_bbox_8 | 1| +|7 |AckChecker_AckCheckerConcept_12_1_bbox_13 | 1| +|8 |AckChecker_AckCheckerConcept_12_2_bbox_17 | 1| +|9 |AckChecker_AckCheckerConcept_12_3_bbox_21 | 1| +|10 |AckChecker_AckCheckerConcept_13_0_bbox_9 | 1| +|11 |AckChecker_AckCheckerConcept_13_1_bbox_14 | 1| +|12 |AckChecker_AckCheckerConcept_13_2_bbox_18 | 1| +|13 |AckChecker_AckCheckerConcept_13_3_bbox_22 | 1| +|14 |AckChecker_AckCheckerConcept_14_0_bbox_10 | 1| +|15 |AckChecker_AckCheckerConcept_14_1_bbox_15 | 1| +|16 |AckChecker_AckCheckerConcept_14_2_bbox_19 | 1| +|17 |AckChecker_AckCheckerConcept_14_3_bbox_24 | 1| +|18 |AckChecker_AckCheckerConcept_15_0_bbox_11 | 1| +|19 |AckChecker_AckCheckerConcept_15_1_bbox_16 | 1| +|20 |AckChecker_AckCheckerConcept_15_2_bbox_20 | 1| +|21 |AckChecker_AckCheckerConcept_15_3_bbox_25 | 1| +|22 |AckChecker_AckCheckerConcept_1_0_bbox_27 | 1| +|23 |AckChecker_AckCheckerConcept_2_0_bbox_28 | 1| +|24 |AckChecker_AckCheckerConcept_3_0_bbox_29 | 1| +|25 |AckChecker_AckCheckerConcept_4_1_bbox_30 | 1| +|26 |AckChecker_AckCheckerConcept_4_2_bbox_4 | 1| +|27 |AckChecker_AckCheckerConcept_5_1_bbox_31 | 1| +|28 |AckChecker_AckCheckerConcept_5_2_bbox_5 | 1| +|29 |AckChecker_AckCheckerConcept_6_1_bbox_2 | 1| +|30 |AckChecker_AckCheckerConcept_6_2_bbox_6 | 1| +|31 |AckChecker_AckCheckerConcept_7_1_bbox_3 | 1| +|32 |AckChecker_AckCheckerConcept_7_2_bbox_7 | 1| +|33 |AckChecker_BusBlock16IN_0_0_bbox_32 | 1| +|34 |AckChecker_BusBlock16IN_0_1_bbox_33 | 1| +|35 |AckChecker_BusBlock16IN_0_2_bbox_34 | 1| +|36 |AckChecker_BusBlock16IN_1_0_bbox_36 | 1| +|37 |AckChecker_BusBlock16IN_2_0_bbox_35 | 1| +|38 |AckChecker_BusBlock16IN_4_0_bbox_37 | 1| +|39 |AckChecker_BusBlock16IN_4_1_bbox_38 | 1| +|40 |AckChecker_BusBlock16IN_6_0_bbox_39 | 1| +|41 |AckChecker_BusBlock16OUT_0_0_bbox_40 | 1| +|42 |AckChecker_BusBlock16OUT_0_1_bbox_41 | 1| +|43 |AckChecker_BusBlock16OUT_0_2_bbox_42 | 1| +|44 |AckChecker_BusBlock16OUT_1_0_bbox_43 | 1| +|45 |IBUF | 227| +|46 |OBUF | 64| ++------+------------------------------------------+------+ + +Report Instance Areas: ++------+---------------+-----------+------+ +| |Instance |Module |Cells | ++------+---------------+-----------+------+ +|1 |top | | 547| +|2 | AckChecker_i |AckChecker | 256| ++------+---------------+-----------+------+ +--------------------------------------------------------------------------------- +Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +--------------------------------------------------------------------------------- +Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. +Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.801 ; gain = 244.117 +Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.801 ; gain = 363.559 +INFO: [Project 1-571] Translating synthesized netlist +INFO: [Project 1-570] Preparing netlist for logic optimization +INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.113 ; gain = 0.000 +INFO: [Project 1-111] Unisim Transformation Summary: +No Unisim elements were transformed. + +INFO: [Common 17-83] Releasing license: Synthesis +105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. +synth_design completed successfully +synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.113 ; gain = 636.340 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.113 ; gain = 0.000 +WARNING: [Constraints 18-5210] No constraints selected for write. +Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.dcp' has been generated. +INFO: [runtcl-4] Executing : report_utilization -file AckChecker_wrapper_utilization_synth.rpt -pb AckChecker_wrapper_utilization_synth.pb +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:38:19 2023... diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.sh b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.sh index 012ff2c..148d3fa 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.sh +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.jou b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.jou index 10cd141..2cfda93 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.jou +++ b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Wed Apr 29 14:10:07 2020 -# Process ID: 23472 -# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1 +# Start of session at: Wed May 3 11:37:44 2023 +# Process ID: 10520 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1 # Command line: vivado.exe -log AckChecker_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AckChecker_wrapper.tcl -# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds -# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/AckChecker_wrapper.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1\vivado.jou #----------------------------------------------------------- source AckChecker_wrapper.tcl -notrace diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.pb b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.pb index 54ce9ba..5315dbd 100644 Binary files a/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.pb and b/LIB/AckCheckerBlock/AckCheckerBlock.runs/synth_1/vivado.pb differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/component.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/component.xml index 3b9dc65..a839929 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/component.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/component.xml @@ -45,7 +45,7 @@ viewChecksum - 27c989f9 + 4ecd37b6 @@ -70,7 +70,7 @@ viewChecksum - 02d5dd00 + 6ec1c393 @@ -84,7 +84,7 @@ viewChecksum - f64a5dae + abd1bb30 @@ -832,7 +832,7 @@ hdl/AckChecker_wrapper.vhd vhdlSource - CHECKSUM_8962cb65 + CHECKSUM_28fbc17d @@ -1311,7 +1311,7 @@ xgui/AckChecker_wrapper_v1_0.tcl tclSource - CHECKSUM_f64a5dae + CHECKSUM_abd1bb30 XGUI_VERSION_2 @@ -1326,17 +1326,19 @@ - zynq + zynq + artix7 /UserIP AckChecker_wrapper_v1_0 + level_0 package_project S7DNRJ https://ssevendenergy.com - 3 - 2020-04-29T11:13:04Z + 4 + 2023-05-03T08:41:24Z d:/projects/ip/ackcheckerblock/ackcheckerblock.srcs/sources_1/bd/ackchecker d:/projects/ip/ackcheckerblock/ackcheckerblock.srcs/sources_1/bd/ackchecker @@ -1362,12 +1364,23 @@ d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker d:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker + d:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/ackchecker 2019.1 - + diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp new file mode 100644 index 0000000..54e010f Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci index e5a3159..c95ac02 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xml index 632ba4f..c433e09 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:35:55 UTC 2023 + + + outputProductCRC + 9:84c219ec + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v new file mode 100644 index 0000000..86aa5d7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v @@ -0,0 +1,765 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_0_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_0_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule + +(* ORIG_REF_NAME = "AckCheckerConcept" *) +module AckChecker_AckCheckerConcept_0_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..84f4563 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl @@ -0,0 +1,929 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); + attribute ORIG_REF_NAME : string; + attribute ORIG_REF_NAME of AckChecker_AckCheckerConcept_0_0_AckCheckerConcept : entity is "AckCheckerConcept"; +end AckChecker_AckCheckerConcept_0_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_0_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_0_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_0_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_0_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_0_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_0_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_0_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v new file mode 100644 index 0000000..5ffa8f7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_0_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl new file mode 100644 index 0000000..c03a01c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_0_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_0_0; + +architecture stub of AckChecker_AckCheckerConcept_0_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp new file mode 100644 index 0000000..3a95598 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci index 28a0105..6e16271 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xml index e2dbf40..bad9255 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:05 UTC 2023 + + + outputProductCRC + 9:13f31fed + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_0_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v new file mode 100644 index 0000000..65e31c6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_1 -prefix +// AckChecker_AckCheckerConcept_0_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_0_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_0_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_0_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl new file mode 100644 index 0000000..8877ce7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_1 -prefix +-- AckChecker_AckCheckerConcept_0_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_0_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_0_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_0_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_0_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_0_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_0_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_0_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_0_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v new file mode 100644 index 0000000..7ef864c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_1 -prefix +// AckChecker_AckCheckerConcept_0_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_0_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl new file mode 100644 index 0000000..d875baf --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_1 -prefix +-- AckChecker_AckCheckerConcept_0_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_0_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_0_1; + +architecture stub of AckChecker_AckCheckerConcept_0_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp new file mode 100644 index 0000000..918e033 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci index e339306..bfa8837 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xml index 4575060..dff567a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:06 UTC 2023 + + + outputProductCRC + 9:71d113af + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_0_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v new file mode 100644 index 0000000..bf404d0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_2 -prefix +// AckChecker_AckCheckerConcept_0_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_0_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_0_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_0_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl new file mode 100644 index 0000000..a655314 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_2 -prefix +-- AckChecker_AckCheckerConcept_0_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_0_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_0_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_0_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_0_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_0_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_0_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_0_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_0_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v new file mode 100644 index 0000000..55a9d92 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_2 -prefix +// AckChecker_AckCheckerConcept_0_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_0_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl new file mode 100644 index 0000000..55b57cb --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_2 -prefix +-- AckChecker_AckCheckerConcept_0_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_0_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_0_2; + +architecture stub of AckChecker_AckCheckerConcept_0_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp new file mode 100644 index 0000000..5ba13cc Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci index d06df1a..5b5fd70 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xml index e239486..1e94596 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:06 UTC 2023 + + + outputProductCRC + 9:e6e015ae + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_0_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v new file mode 100644 index 0000000..7ac3075 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_3 -prefix +// AckChecker_AckCheckerConcept_0_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_0_3_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_0_3 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_0_3_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl new file mode 100644 index 0000000..893cd35 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_3 -prefix +-- AckChecker_AckCheckerConcept_0_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_3_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_0_3_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_3_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_3 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_0_3 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_0_3 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_0_3 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_0_3 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_0_3 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_0_3; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_3 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_0_3_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v new file mode 100644 index 0000000..c843be2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_3 -prefix +// AckChecker_AckCheckerConcept_0_3_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_0_3(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl new file mode 100644 index 0000000..29f68fe --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_3 -prefix +-- AckChecker_AckCheckerConcept_0_3_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_0_3 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_0_3; + +architecture stub of AckChecker_AckCheckerConcept_0_3 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp new file mode 100644 index 0000000..b80c688 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci index d9ac7af..a7da09e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xml index c70260e..0a9e5e2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:06 UTC 2023 + + + outputProductCRC + 9:b5950b2b + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_0_4.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_4_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_4_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_4_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v new file mode 100644 index 0000000..7fdbe6a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_4 -prefix +// AckChecker_AckCheckerConcept_0_4_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_0_4_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_0_4 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_0_4_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl new file mode 100644 index 0000000..35bc372 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_0_4 -prefix +-- AckChecker_AckCheckerConcept_0_4_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_4_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_0_4_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_4_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_0_4 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_0_4 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_0_4 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_0_4 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_0_4 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_0_4 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_0_4; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_0_4 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_0_4_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v new file mode 100644 index 0000000..6ea0351 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_4 -prefix +// AckChecker_AckCheckerConcept_0_4_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_0_4(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl new file mode 100644 index 0000000..4bbf480 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_0_4 -prefix +-- AckChecker_AckCheckerConcept_0_4_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_0_4 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_0_4; + +architecture stub of AckChecker_AckCheckerConcept_0_4 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp new file mode 100644 index 0000000..6de44a3 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci index 3d7eb53..3abc873 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xml index eef0f74..52d8259 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:37 UTC 2023 + + + outputProductCRC + 9:8d238fb3 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_12_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v new file mode 100644 index 0000000..0d3edb8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_0 -prefix +// AckChecker_AckCheckerConcept_12_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_12_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_12_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_12_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl new file mode 100644 index 0000000..3669a8d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_0 -prefix +-- AckChecker_AckCheckerConcept_12_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_12_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_12_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_12_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_12_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_12_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_12_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_12_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_12_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v new file mode 100644 index 0000000..ceda061 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_0 -prefix +// AckChecker_AckCheckerConcept_12_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_12_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl new file mode 100644 index 0000000..3c20aac --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_0 -prefix +-- AckChecker_AckCheckerConcept_12_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_12_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_12_0; + +architecture stub of AckChecker_AckCheckerConcept_12_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp new file mode 100644 index 0000000..eba930f Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci index 836446b..75f70dc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xml index 3c09870..546665b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:56 UTC 2023 + + + outputProductCRC + 9:29ef96ab + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_12_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v new file mode 100644 index 0000000..9c4f545 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_1 -prefix +// AckChecker_AckCheckerConcept_12_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_12_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_12_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_12_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl new file mode 100644 index 0000000..241f52b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_1 -prefix +-- AckChecker_AckCheckerConcept_12_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_12_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_12_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_12_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_12_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_12_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_12_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_12_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_12_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v new file mode 100644 index 0000000..b6c9926 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_1 -prefix +// AckChecker_AckCheckerConcept_12_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_12_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl new file mode 100644 index 0000000..5c0116d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_1 -prefix +-- AckChecker_AckCheckerConcept_12_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_12_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_12_1; + +architecture stub of AckChecker_AckCheckerConcept_12_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp new file mode 100644 index 0000000..4bf514d Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci index 3b5e232..d123698 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xml index 30dd8fd..63b56a6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:05 UTC 2023 + + + outputProductCRC + 9:1fcabbc2 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_12_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v new file mode 100644 index 0000000..d99cdbf --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_2 -prefix +// AckChecker_AckCheckerConcept_12_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_12_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_12_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_12_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl new file mode 100644 index 0000000..232a6f2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_2 -prefix +-- AckChecker_AckCheckerConcept_12_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_12_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_12_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_12_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_12_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_12_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_12_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_12_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_12_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v new file mode 100644 index 0000000..f59029a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_2 -prefix +// AckChecker_AckCheckerConcept_12_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_12_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl new file mode 100644 index 0000000..5cc2c30 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_2 -prefix +-- AckChecker_AckCheckerConcept_12_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_12_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_12_2; + +architecture stub of AckChecker_AckCheckerConcept_12_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp new file mode 100644 index 0000000..6568681 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci index bf35d4a..427f598 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xml index aec88cf..fb0ea1a 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:15 UTC 2023 + + + outputProductCRC + 9:bb06a2da + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_12_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v new file mode 100644 index 0000000..da9c99a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_3 -prefix +// AckChecker_AckCheckerConcept_12_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_12_3_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_12_3 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_12_3_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl new file mode 100644 index 0000000..43bb57d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_12_3 -prefix +-- AckChecker_AckCheckerConcept_12_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_3_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_12_3_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_3_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_12_3 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_12_3 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_12_3 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_12_3 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_12_3 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_12_3 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_12_3; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_12_3 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_12_3_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v new file mode 100644 index 0000000..620bcad --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_3 -prefix +// AckChecker_AckCheckerConcept_12_3_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_12_3(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl new file mode 100644 index 0000000..27bd8f7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_12_3 -prefix +-- AckChecker_AckCheckerConcept_12_3_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_12_3 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_12_3; + +architecture stub of AckChecker_AckCheckerConcept_12_3 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp new file mode 100644 index 0000000..5e5be07 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci index 28f11be..0d9691f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xml index dc4bfdd..e74380d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:47 UTC 2023 + + + outputProductCRC + 9:6b531be6 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_13_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v new file mode 100644 index 0000000..3891512 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_0 -prefix +// AckChecker_AckCheckerConcept_13_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_13_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_13_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_13_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl new file mode 100644 index 0000000..48b02ae --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_0 -prefix +-- AckChecker_AckCheckerConcept_13_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_13_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_13_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_13_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_13_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_13_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_13_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_13_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_13_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v new file mode 100644 index 0000000..abeaa5b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_0 -prefix +// AckChecker_AckCheckerConcept_13_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_13_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl new file mode 100644 index 0000000..9f81590 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_0 -prefix +-- AckChecker_AckCheckerConcept_13_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_13_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_13_0; + +architecture stub of AckChecker_AckCheckerConcept_13_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp new file mode 100644 index 0000000..f17b07c Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci index ac2b173..bf0e73f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xml index df730e6..9ae60ac 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:58 UTC 2023 + + + outputProductCRC + 9:cf9f02fe + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_13_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v new file mode 100644 index 0000000..6962c71 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_1 -prefix +// AckChecker_AckCheckerConcept_13_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_13_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_13_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_13_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl new file mode 100644 index 0000000..6405810 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_1 -prefix +-- AckChecker_AckCheckerConcept_13_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_13_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_13_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_13_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_13_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_13_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_13_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_13_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_13_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v new file mode 100644 index 0000000..6de9b40 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_1 -prefix +// AckChecker_AckCheckerConcept_13_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_13_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl new file mode 100644 index 0000000..3c9b0fc --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_1 -prefix +-- AckChecker_AckCheckerConcept_13_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_13_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_13_1; + +architecture stub of AckChecker_AckCheckerConcept_13_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp new file mode 100644 index 0000000..b9d7476 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci index ea40085..247da3e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xml index c8e46ce..c01857c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:07 UTC 2023 + + + outputProductCRC + 9:f9ba2f97 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_13_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v new file mode 100644 index 0000000..07ffcc0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_2 -prefix +// AckChecker_AckCheckerConcept_13_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_13_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_13_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_13_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl new file mode 100644 index 0000000..8b94223 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_2 -prefix +-- AckChecker_AckCheckerConcept_13_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_13_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_13_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_13_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_13_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_13_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_13_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_13_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_13_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v new file mode 100644 index 0000000..6a3607c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_2 -prefix +// AckChecker_AckCheckerConcept_13_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_13_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl new file mode 100644 index 0000000..a88a4d8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_2 -prefix +-- AckChecker_AckCheckerConcept_13_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_13_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_13_2; + +architecture stub of AckChecker_AckCheckerConcept_13_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp new file mode 100644 index 0000000..1045670 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci index b910e57..bd30691 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xml index 1b121ca..41e7c6c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:17 UTC 2023 + + + outputProductCRC + 9:5d76368f + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_13_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v new file mode 100644 index 0000000..e18af0e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_3 -prefix +// AckChecker_AckCheckerConcept_13_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_13_3_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_13_3 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_13_3_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl new file mode 100644 index 0000000..0e7ab32 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_13_3 -prefix +-- AckChecker_AckCheckerConcept_13_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_3_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_13_3_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_3_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_13_3 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_13_3 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_13_3 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_13_3 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_13_3 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_13_3 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_13_3; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_13_3 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_13_3_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v new file mode 100644 index 0000000..c9d95d7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_3 -prefix +// AckChecker_AckCheckerConcept_13_3_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_13_3(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl new file mode 100644 index 0000000..23613e8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_13_3 -prefix +-- AckChecker_AckCheckerConcept_13_3_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_13_3 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_13_3; + +architecture stub of AckChecker_AckCheckerConcept_13_3 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp new file mode 100644 index 0000000..cf1cd92 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci index 5fb3ed3..5572321 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xml index ffa99d9..027b233 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:47 UTC 2023 + + + outputProductCRC + 9:b593fc8e + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_14_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v new file mode 100644 index 0000000..a9ac21f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_0 -prefix +// AckChecker_AckCheckerConcept_14_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_14_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_14_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_14_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl new file mode 100644 index 0000000..62bf6aa --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_0 -prefix +-- AckChecker_AckCheckerConcept_14_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_14_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_14_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_14_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_14_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_14_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_14_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_14_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_14_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v new file mode 100644 index 0000000..1f56782 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_0 -prefix +// AckChecker_AckCheckerConcept_14_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_14_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl new file mode 100644 index 0000000..78961ed --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_0 -prefix +-- AckChecker_AckCheckerConcept_14_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_14_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_14_0; + +architecture stub of AckChecker_AckCheckerConcept_14_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp new file mode 100644 index 0000000..1795da6 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci index 73f237b..8e759e7 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xml index 362f0c8..fdc6485 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:58 UTC 2023 + + + outputProductCRC + 9:115fe596 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_14_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v new file mode 100644 index 0000000..ad4a6f6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_1 -prefix +// AckChecker_AckCheckerConcept_14_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_14_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_14_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_14_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl new file mode 100644 index 0000000..18682f3 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_1 -prefix +-- AckChecker_AckCheckerConcept_14_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_14_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_14_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_14_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_14_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_14_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_14_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_14_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_14_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v new file mode 100644 index 0000000..7eb38d5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_1 -prefix +// AckChecker_AckCheckerConcept_14_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_14_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl new file mode 100644 index 0000000..1b9a4f7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_1 -prefix +-- AckChecker_AckCheckerConcept_14_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_14_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_14_1; + +architecture stub of AckChecker_AckCheckerConcept_14_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp new file mode 100644 index 0000000..eb8bac3 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci index cbe70da..646bf79 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xml index a1e5cfa..a9d13ac 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:07 UTC 2023 + + + outputProductCRC + 9:277ac8ff + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_14_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v new file mode 100644 index 0000000..0b6e9c4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_2 -prefix +// AckChecker_AckCheckerConcept_14_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_14_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_14_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_14_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl new file mode 100644 index 0000000..7197304 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_2 -prefix +-- AckChecker_AckCheckerConcept_14_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_14_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_14_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_14_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_14_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_14_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_14_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_14_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_14_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v new file mode 100644 index 0000000..d366a5a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_2 -prefix +// AckChecker_AckCheckerConcept_14_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_14_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl new file mode 100644 index 0000000..9b5aa25 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_2 -prefix +-- AckChecker_AckCheckerConcept_14_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_14_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_14_2; + +architecture stub of AckChecker_AckCheckerConcept_14_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp new file mode 100644 index 0000000..48db723 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci index 5d89164..8e8af61 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xml index d2e7c4b..c6889d5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:17 UTC 2023 + + + outputProductCRC + 9:83b6d1e7 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_14_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v new file mode 100644 index 0000000..88eea6c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_3 -prefix +// AckChecker_AckCheckerConcept_14_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_14_3_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_14_3 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_14_3_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl new file mode 100644 index 0000000..60dab8b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_14_3 -prefix +-- AckChecker_AckCheckerConcept_14_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_3_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_14_3_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_3_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_14_3 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_14_3 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_14_3 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_14_3 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_14_3 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_14_3 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_14_3; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_14_3 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_14_3_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v new file mode 100644 index 0000000..8b9e77d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_3 -prefix +// AckChecker_AckCheckerConcept_14_3_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_14_3(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl new file mode 100644 index 0000000..8840125 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_14_3 -prefix +-- AckChecker_AckCheckerConcept_14_3_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_14_3 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_14_3; + +architecture stub of AckChecker_AckCheckerConcept_14_3 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp new file mode 100644 index 0000000..73da2c8 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci index b2b6862..90bc4fa 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xml index 95b392f..2a772a2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:47 UTC 2023 + + + outputProductCRC + 9:53e368db + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_15_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v new file mode 100644 index 0000000..e0cdc16 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_0 -prefix +// AckChecker_AckCheckerConcept_15_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_15_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_15_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_15_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl new file mode 100644 index 0000000..7f55b04 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_0 -prefix +-- AckChecker_AckCheckerConcept_15_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_15_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_15_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_15_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_15_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_15_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_15_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_15_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_15_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v new file mode 100644 index 0000000..0d0d805 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_0 -prefix +// AckChecker_AckCheckerConcept_15_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_15_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl new file mode 100644 index 0000000..5e4ca0b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_0 -prefix +-- AckChecker_AckCheckerConcept_15_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_15_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_15_0; + +architecture stub of AckChecker_AckCheckerConcept_15_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp new file mode 100644 index 0000000..b174d98 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci index 4486c7d..8311ba9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xml index 91bf79f..4e44d75 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:58 UTC 2023 + + + outputProductCRC + 9:f72f71c3 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_15_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v new file mode 100644 index 0000000..8b7571a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_1 -prefix +// AckChecker_AckCheckerConcept_15_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_15_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_15_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_15_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl new file mode 100644 index 0000000..dee0f6c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_1 -prefix +-- AckChecker_AckCheckerConcept_15_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_15_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_15_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_15_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_15_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_15_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_15_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_15_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_15_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v new file mode 100644 index 0000000..31ae4ad --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_1 -prefix +// AckChecker_AckCheckerConcept_15_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_15_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl new file mode 100644 index 0000000..0e217d3 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_1 -prefix +-- AckChecker_AckCheckerConcept_15_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_15_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_15_1; + +architecture stub of AckChecker_AckCheckerConcept_15_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp new file mode 100644 index 0000000..6f8c52d Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci index a9a23be..0c96cd2 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xml index 4b2564b..af3055d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:08 UTC 2023 + + + outputProductCRC + 9:c10a5caa + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_15_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v new file mode 100644 index 0000000..7d347ea --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_2 -prefix +// AckChecker_AckCheckerConcept_15_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_15_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_15_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_15_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl new file mode 100644 index 0000000..712fe67 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_2 -prefix +-- AckChecker_AckCheckerConcept_15_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_15_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_15_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_15_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_15_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_15_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_15_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_15_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_15_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v new file mode 100644 index 0000000..01babb8 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_2 -prefix +// AckChecker_AckCheckerConcept_15_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_15_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl new file mode 100644 index 0000000..89069e4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_2 -prefix +-- AckChecker_AckCheckerConcept_15_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_15_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_15_2; + +architecture stub of AckChecker_AckCheckerConcept_15_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp new file mode 100644 index 0000000..3439ca9 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci index e531f1c..5c663f6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xml index 4365e4e..c59c0b8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:18 UTC 2023 + + + outputProductCRC + 9:65c645b2 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_15_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v new file mode 100644 index 0000000..79430d6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_3 -prefix +// AckChecker_AckCheckerConcept_15_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_15_3_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_15_3 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_15_3_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl new file mode 100644 index 0000000..d32bb09 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_15_3 -prefix +-- AckChecker_AckCheckerConcept_15_3_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_3_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_15_3_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_3_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_15_3 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_15_3 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_15_3 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_15_3 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_15_3 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_15_3 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_15_3; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_15_3 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_15_3_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v new file mode 100644 index 0000000..b2e2ed2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_3 -prefix +// AckChecker_AckCheckerConcept_15_3_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_15_3(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl new file mode 100644 index 0000000..4974d90 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_15_3 -prefix +-- AckChecker_AckCheckerConcept_15_3_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_15_3 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_15_3; + +architecture stub of AckChecker_AckCheckerConcept_15_3 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp new file mode 100644 index 0000000..8668681 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci index a1359c4..36b86c5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xml index 320dc70..7fa4bd0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:17 UTC 2023 + + + outputProductCRC + 9:74ba1aa9 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v new file mode 100644 index 0000000..1f32361 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_1_0 -prefix +// AckChecker_AckCheckerConcept_1_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_1_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_1_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_1_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..e6d6528 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_1_0 -prefix +-- AckChecker_AckCheckerConcept_1_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_1_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_1_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_1_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_1_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_1_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_1_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_1_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_1_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_1_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v new file mode 100644 index 0000000..587ddd0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_1_0 -prefix +// AckChecker_AckCheckerConcept_1_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_1_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl new file mode 100644 index 0000000..402a56f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_1_0 -prefix +-- AckChecker_AckCheckerConcept_1_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_1_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_1_0; + +architecture stub of AckChecker_AckCheckerConcept_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp new file mode 100644 index 0000000..b6bf09f Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci index 432f0f5..7c4a4fe 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xml index f2b120e..5362b41 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:17 UTC 2023 + + + outputProductCRC + 9:bf431927 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_2_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_2_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_2_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_2_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v new file mode 100644 index 0000000..d672786 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_2_0 -prefix +// AckChecker_AckCheckerConcept_2_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_2_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_2_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_2_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl new file mode 100644 index 0000000..8034fac --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_2_0 -prefix +-- AckChecker_AckCheckerConcept_2_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_2_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_2_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_2_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_2_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_2_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_2_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_2_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_2_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_2_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_2_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_2_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_2_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v new file mode 100644 index 0000000..d46a324 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_2_0 -prefix +// AckChecker_AckCheckerConcept_2_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_2_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl new file mode 100644 index 0000000..43dc876 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_2_0 -prefix +-- AckChecker_AckCheckerConcept_2_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_2_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_2_0; + +architecture stub of AckChecker_AckCheckerConcept_2_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp new file mode 100644 index 0000000..a2fba23 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci index 316eeba..887af40 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xml index 77b9bd4..bdb880d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:17 UTC 2023 + + + outputProductCRC + 9:4f3b1a62 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_3_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_3_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_3_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_3_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v new file mode 100644 index 0000000..b82e1ef --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_3_0 -prefix +// AckChecker_AckCheckerConcept_3_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_3_0_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_3_0 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_3_0_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl new file mode 100644 index 0000000..88754b2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_3_0 -prefix +-- AckChecker_AckCheckerConcept_3_0_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_3_0_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_3_0_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_3_0_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_3_0 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_3_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_3_0 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_3_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_3_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_3_0 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_3_0; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_3_0 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_3_0_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v new file mode 100644 index 0000000..0b03502 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_3_0 -prefix +// AckChecker_AckCheckerConcept_3_0_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_3_0(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl new file mode 100644 index 0000000..2f65d10 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_3_0 -prefix +-- AckChecker_AckCheckerConcept_3_0_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_3_0 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_3_0; + +architecture stub of AckChecker_AckCheckerConcept_3_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp new file mode 100644 index 0000000..c7721d8 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci index 4215d98..3004026 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xml index e12757b..23825c4 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:17 UTC 2023 + + + outputProductCRC + 9:64f11e7b + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_4_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v new file mode 100644 index 0000000..ab9a2cc --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_4_1 -prefix +// AckChecker_AckCheckerConcept_4_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_4_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_4_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_4_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl new file mode 100644 index 0000000..19cbe49 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_4_1 -prefix +-- AckChecker_AckCheckerConcept_4_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_4_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_4_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_4_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_4_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_4_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_4_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_4_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_4_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_4_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_4_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_4_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_4_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v new file mode 100644 index 0000000..6b1733f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_4_1 -prefix +// AckChecker_AckCheckerConcept_4_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_4_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl new file mode 100644 index 0000000..7aec9bd --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_4_1 -prefix +-- AckChecker_AckCheckerConcept_4_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_4_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_4_1; + +architecture stub of AckChecker_AckCheckerConcept_4_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp new file mode 100644 index 0000000..0bf97df Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci index 16a1bdb..f34a8dd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xml index ac68ce3..092bc01 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:27 UTC 2023 + + + outputProductCRC + 9:06d31239 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_4_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v new file mode 100644 index 0000000..9bf0d1d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_4_2 -prefix +// AckChecker_AckCheckerConcept_4_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_4_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_4_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_4_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl new file mode 100644 index 0000000..94dffca --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_4_2 -prefix +-- AckChecker_AckCheckerConcept_4_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_4_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_4_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_4_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_4_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_4_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_4_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_4_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_4_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_4_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_4_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_4_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_4_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v new file mode 100644 index 0000000..95ea050 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_4_2 -prefix +// AckChecker_AckCheckerConcept_4_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_4_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl new file mode 100644 index 0000000..e374635 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_4_2 -prefix +-- AckChecker_AckCheckerConcept_4_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_4_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_4_2; + +architecture stub of AckChecker_AckCheckerConcept_4_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp new file mode 100644 index 0000000..26a07b9 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci index 95d7fa3..80d3904 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xml index 7384e3e..39e3e80 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:27 UTC 2023 + + + outputProductCRC + 9:94891d3e + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_5_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v new file mode 100644 index 0000000..a097b91 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_5_1 -prefix +// AckChecker_AckCheckerConcept_5_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_5_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_5_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_5_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl new file mode 100644 index 0000000..7c1ca9d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_5_1 -prefix +-- AckChecker_AckCheckerConcept_5_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_5_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_5_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_5_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_5_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_5_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_5_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_5_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_5_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_5_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_5_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_5_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_5_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v new file mode 100644 index 0000000..ea7da3a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_5_1 -prefix +// AckChecker_AckCheckerConcept_5_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_5_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl new file mode 100644 index 0000000..ac8621a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_5_1 -prefix +-- AckChecker_AckCheckerConcept_5_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_5_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_5_1; + +architecture stub of AckChecker_AckCheckerConcept_5_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp new file mode 100644 index 0000000..b9c6075 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci index cce29a3..c66a5b1 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xml index 99b48e1..4beed5e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:37 UTC 2023 + + + outputProductCRC + 9:f6ab117c + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_5_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v new file mode 100644 index 0000000..be671d0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_5_2 -prefix +// AckChecker_AckCheckerConcept_5_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_5_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_5_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_5_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl new file mode 100644 index 0000000..b622a5c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_5_2 -prefix +-- AckChecker_AckCheckerConcept_5_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_5_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_5_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_5_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_5_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_5_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_5_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_5_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_5_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_5_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_5_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_5_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_5_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v new file mode 100644 index 0000000..8f6374d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_5_2 -prefix +// AckChecker_AckCheckerConcept_5_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_5_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl new file mode 100644 index 0000000..803d391 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_5_2 -prefix +-- AckChecker_AckCheckerConcept_5_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_5_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_5_2; + +architecture stub of AckChecker_AckCheckerConcept_5_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp new file mode 100644 index 0000000..6ebb201 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci index 99560cd..30a22dc 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xml index 2976b95..6a0322d 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:27 UTC 2023 + + + outputProductCRC + 9:5f701eb0 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_6_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v new file mode 100644 index 0000000..4283284 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_6_1 -prefix +// AckChecker_AckCheckerConcept_6_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_6_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_6_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_6_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl new file mode 100644 index 0000000..19c049a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_6_1 -prefix +-- AckChecker_AckCheckerConcept_6_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_6_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_6_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_6_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_6_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_6_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_6_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_6_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_6_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_6_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_6_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_6_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_6_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v new file mode 100644 index 0000000..22d2f19 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_6_1 -prefix +// AckChecker_AckCheckerConcept_6_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_6_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl new file mode 100644 index 0000000..7bdade7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_6_1 -prefix +-- AckChecker_AckCheckerConcept_6_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_6_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_6_1; + +architecture stub of AckChecker_AckCheckerConcept_6_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp new file mode 100644 index 0000000..ce074f6 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci index 3d29b1f..dae08d9 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xml index 8122354..2afa6e5 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:37 UTC 2023 + + + outputProductCRC + 9:3d5212f2 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_6_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v new file mode 100644 index 0000000..c99b319 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_6_2 -prefix +// AckChecker_AckCheckerConcept_6_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_6_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_6_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_6_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl new file mode 100644 index 0000000..af1d415 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_6_2 -prefix +-- AckChecker_AckCheckerConcept_6_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_6_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_6_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_6_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_6_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_6_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_6_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_6_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_6_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_6_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_6_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_6_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_6_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v new file mode 100644 index 0000000..4e17371 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_6_2 -prefix +// AckChecker_AckCheckerConcept_6_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_6_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl new file mode 100644 index 0000000..4e6643e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_6_2 -prefix +-- AckChecker_AckCheckerConcept_6_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_6_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_6_2; + +architecture stub of AckChecker_AckCheckerConcept_6_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp new file mode 100644 index 0000000..1de3b06 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci index b3a820a..37d90f3 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xml index a6c28fc..0aa8226 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:27 UTC 2023 + + + outputProductCRC + 9:af081df5 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_7_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v new file mode 100644 index 0000000..ed89ad5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_7_1 -prefix +// AckChecker_AckCheckerConcept_7_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_7_1_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_7_1 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_7_1_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl new file mode 100644 index 0000000..9819ed7 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_7_1 -prefix +-- AckChecker_AckCheckerConcept_7_1_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_7_1_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_7_1_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_7_1_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_7_1 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_7_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_7_1 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_7_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_7_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_7_1 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_7_1; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_7_1 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_7_1_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v new file mode 100644 index 0000000..8b4a21b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_7_1 -prefix +// AckChecker_AckCheckerConcept_7_1_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_7_1(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl new file mode 100644 index 0000000..a189b11 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_7_1 -prefix +-- AckChecker_AckCheckerConcept_7_1_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_7_1 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_7_1; + +architecture stub of AckChecker_AckCheckerConcept_7_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp new file mode 100644 index 0000000..4358249 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci index 434451f..9e4ae11 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xci @@ -26,7 +26,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xml index 047868a..5fe1dfd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.xml @@ -200,6 +200,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:37 UTC 2023 + + + outputProductCRC + 9:cd2a11b7 + + + @@ -393,6 +411,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_AckCheckerConcept_7_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + AckCheckerConcept_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v new file mode 100644 index 0000000..a3e9c40 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.v @@ -0,0 +1,764 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_7_2 -prefix +// AckChecker_AckCheckerConcept_7_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module AckChecker_AckCheckerConcept_7_2_AckCheckerConcept + (AckPr, + currentPr, + reset, + acknowledge_in, + Clk, + line, + currentPr_en, + Ready, + ackTime, + AckPr_en); + output AckPr; + output currentPr; + input reset; + input acknowledge_in; + input Clk; + input line; + input currentPr_en; + input Ready; + input [31:0]ackTime; + input AckPr_en; + + wire AckPr; + wire AckPr_en; + wire AckPr_i_1_n_0; + wire Clk; + wire \FSM_sequential_acknowledge[0]_i_1_n_0 ; + wire \FSM_sequential_acknowledge[1]_i_1_n_0 ; + wire Ready; + wire \TimeCnt[0]_i_1_n_0 ; + wire \TimeCnt[1]_i_1_n_0 ; + wire \TimeCnt[3]_i_1_n_0 ; + wire \TimeCnt[3]_i_2_n_0 ; + wire \TimeCnt[5]_i_1_n_0 ; + wire \TimeCnt[7]_i_1_n_0 ; + wire \TimeCnt[7]_i_2_n_0 ; + wire \TimeCnt[7]_i_4_n_0 ; + wire \TimeCnt_reg_n_0_[0] ; + wire \TimeCnt_reg_n_0_[1] ; + wire \TimeCnt_reg_n_0_[2] ; + wire \TimeCnt_reg_n_0_[3] ; + wire \TimeCnt_reg_n_0_[4] ; + wire \TimeCnt_reg_n_0_[5] ; + wire \TimeCnt_reg_n_0_[6] ; + wire \TimeCnt_reg_n_0_[7] ; + wire [31:0]ackTime; + wire [1:0]acknowledge; + wire acknowledge_in; + wire currentPr; + wire currentPr1__0; + wire currentPr_en; + wire currentPr_i_1_n_0; + wire currentPr_i_2_n_0; + wire currentPr_i_3_n_0; + wire currentPr_i_4_n_0; + wire line; + wire line_prev; + wire ltOp__15; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1__0_n_0; + wire ltOp_carry_i_1__1_n_0; + wire ltOp_carry_i_1__2_n_0; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2__0_n_0; + wire ltOp_carry_i_2__1_n_0; + wire ltOp_carry_i_2__2_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3__0_n_0; + wire ltOp_carry_i_3__1_n_0; + wire ltOp_carry_i_3__2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4__0_n_0; + wire ltOp_carry_i_4__1_n_0; + wire ltOp_carry_i_4__2_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5__0_n_0; + wire ltOp_carry_i_5__1_n_0; + wire ltOp_carry_i_5__2_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6__0_n_0; + wire ltOp_carry_i_6__1_n_0; + wire ltOp_carry_i_6__2_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7__0_n_0; + wire ltOp_carry_i_7__1_n_0; + wire ltOp_carry_i_7__2_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8__0_n_0; + wire ltOp_carry_i_8__1_n_0; + wire ltOp_carry_i_8__2_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [7:2]plusOp; + wire reset; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + + LUT5 #( + .INIT(32'hFFFF0400)) + AckPr_i_1 + (.I0(ltOp__15), + .I1(acknowledge[0]), + .I2(acknowledge[1]), + .I3(AckPr_en), + .I4(AckPr), + .O(AckPr_i_1_n_0)); + FDRE #( + .INIT(1'b0)) + AckPr_reg + (.C(Clk), + .CE(1'b1), + .D(AckPr_i_1_n_0), + .Q(AckPr), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'hD3D0C3C0)) + \FSM_sequential_acknowledge[0]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(currentPr1__0), + .I4(ltOp__15), + .O(\FSM_sequential_acknowledge[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT3 #( + .INIT(8'h48)) + \FSM_sequential_acknowledge[0]_i_2 + (.I0(line_prev), + .I1(Ready), + .I2(line), + .O(currentPr1__0)); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT4 #( + .INIT(16'hE8C0)) + \FSM_sequential_acknowledge[1]_i_1 + (.I0(acknowledge_in), + .I1(acknowledge[1]), + .I2(acknowledge[0]), + .I3(ltOp__15), + .O(\FSM_sequential_acknowledge[1]_i_1_n_0 )); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[0] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[0]_i_1_n_0 ), + .Q(acknowledge[0]), + .R(reset)); + (* FSM_ENCODED_STATES = "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11" *) + FDRE #( + .INIT(1'b0)) + \FSM_sequential_acknowledge_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\FSM_sequential_acknowledge[1]_i_1_n_0 ), + .Q(acknowledge[1]), + .R(reset)); + LUT1 #( + .INIT(2'h1)) + \TimeCnt[0]_i_1 + (.I0(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[1]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[1] ), + .O(\TimeCnt[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[2]_i_1 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .O(plusOp[2])); + LUT6 #( + .INIT(64'h00D0FFFFD0000000)) + \TimeCnt[3]_i_1 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(ltOp__15), + .I3(\TimeCnt[3]_i_2_n_0 ), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[3] ), + .O(\TimeCnt[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'h80)) + \TimeCnt[3]_i_2 + (.I0(\TimeCnt_reg_n_0_[2] ), + .I1(\TimeCnt_reg_n_0_[1] ), + .I2(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[3]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h7FFF8000)) + \TimeCnt[4]_i_1 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(\TimeCnt_reg_n_0_[0] ), + .I4(\TimeCnt_reg_n_0_[4] ), + .O(plusOp[4])); + LUT6 #( + .INIT(64'h4044FFFF80880000)) + \TimeCnt[5]_i_1 + (.I0(\TimeCnt[7]_i_4_n_0 ), + .I1(ltOp__15), + .I2(acknowledge_in), + .I3(acknowledge[1]), + .I4(\TimeCnt[7]_i_2_n_0 ), + .I5(\TimeCnt_reg_n_0_[5] ), + .O(\TimeCnt[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT3 #( + .INIT(8'h78)) + \TimeCnt[6]_i_1 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[6] ), + .O(plusOp[6])); + LUT5 #( + .INIT(32'h01110404)) + \TimeCnt[7]_i_1 + (.I0(reset), + .I1(acknowledge[0]), + .I2(ltOp__15), + .I3(acknowledge_in), + .I4(acknowledge[1]), + .O(\TimeCnt[7]_i_1_n_0 )); + LUT3 #( + .INIT(8'h06)) + \TimeCnt[7]_i_2 + (.I0(acknowledge[1]), + .I1(acknowledge[0]), + .I2(reset), + .O(\TimeCnt[7]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h7F80)) + \TimeCnt[7]_i_3 + (.I0(\TimeCnt_reg_n_0_[6] ), + .I1(\TimeCnt[7]_i_4_n_0 ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(\TimeCnt_reg_n_0_[7] ), + .O(plusOp[7])); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'h80000000)) + \TimeCnt[7]_i_4 + (.I0(\TimeCnt_reg_n_0_[4] ), + .I1(\TimeCnt_reg_n_0_[3] ), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(\TimeCnt_reg_n_0_[1] ), + .I4(\TimeCnt_reg_n_0_[0] ), + .O(\TimeCnt[7]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[0] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(\TimeCnt[0]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[0] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[1] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[1]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[1] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[2] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[2]), + .Q(\TimeCnt_reg_n_0_[2] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[3] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[3]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[3] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[4] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[4]), + .Q(\TimeCnt_reg_n_0_[4] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[5] + (.C(Clk), + .CE(1'b1), + .D(\TimeCnt[5]_i_1_n_0 ), + .Q(\TimeCnt_reg_n_0_[5] ), + .R(1'b0)); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[6] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[6]), + .Q(\TimeCnt_reg_n_0_[6] ), + .R(\TimeCnt[7]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCnt_reg[7] + (.C(Clk), + .CE(\TimeCnt[7]_i_2_n_0 ), + .D(plusOp[7]), + .Q(\TimeCnt_reg_n_0_[7] ), + .R(\TimeCnt[7]_i_1_n_0 )); + LUT6 #( + .INIT(64'hBBBBFFBF88880080)) + currentPr_i_1 + (.I0(currentPr_i_2_n_0), + .I1(currentPr_i_3_n_0), + .I2(acknowledge[1]), + .I3(ltOp__15), + .I4(currentPr_i_4_n_0), + .I5(currentPr), + .O(currentPr_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'hC888)) + currentPr_i_2 + (.I0(acknowledge[1]), + .I1(currentPr_en), + .I2(acknowledge_in), + .I3(Ready), + .O(currentPr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h2)) + currentPr_i_3 + (.I0(currentPr_en), + .I1(acknowledge[0]), + .O(currentPr_i_3_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'h40000400)) + currentPr_i_4 + (.I0(acknowledge[1]), + .I1(acknowledge_in), + .I2(line), + .I3(Ready), + .I4(line_prev), + .O(currentPr_i_4_n_0)); + FDRE #( + .INIT(1'b0)) + currentPr_reg + (.C(Clk), + .CE(1'b1), + .D(currentPr_i_1_n_0), + .Q(currentPr), + .R(reset)); + FDRE #( + .INIT(1'b0)) + line_prev_reg + (.C(Clk), + .CE(1'b1), + .D(line), + .Q(line_prev), + .R(1'b0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0})); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0,ltOp_carry_i_8__1_n_0})); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({ltOp__15,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1__2_n_0,ltOp_carry_i_2__2_n_0,ltOp_carry_i_3__2_n_0,ltOp_carry_i_4__2_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5__2_n_0,ltOp_carry_i_6__2_n_0,ltOp_carry_i_7__2_n_0,ltOp_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_1 + (.I0(ackTime[6]), + .I1(\TimeCnt_reg_n_0_[6] ), + .I2(\TimeCnt_reg_n_0_[7] ), + .I3(ackTime[7]), + .O(ltOp_carry_i_1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__0 + (.I0(ackTime[14]), + .I1(ackTime[15]), + .O(ltOp_carry_i_1__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__1 + (.I0(ackTime[22]), + .I1(ackTime[23]), + .O(ltOp_carry_i_1__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_1__2 + (.I0(ackTime[30]), + .I1(ackTime[31]), + .O(ltOp_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_2 + (.I0(ackTime[4]), + .I1(\TimeCnt_reg_n_0_[4] ), + .I2(\TimeCnt_reg_n_0_[5] ), + .I3(ackTime[5]), + .O(ltOp_carry_i_2_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__0 + (.I0(ackTime[12]), + .I1(ackTime[13]), + .O(ltOp_carry_i_2__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__1 + (.I0(ackTime[20]), + .I1(ackTime[21]), + .O(ltOp_carry_i_2__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_2__2 + (.I0(ackTime[28]), + .I1(ackTime[29]), + .O(ltOp_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_3 + (.I0(ackTime[2]), + .I1(\TimeCnt_reg_n_0_[2] ), + .I2(\TimeCnt_reg_n_0_[3] ), + .I3(ackTime[3]), + .O(ltOp_carry_i_3_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__0 + (.I0(ackTime[10]), + .I1(ackTime[11]), + .O(ltOp_carry_i_3__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__1 + (.I0(ackTime[18]), + .I1(ackTime[19]), + .O(ltOp_carry_i_3__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_3__2 + (.I0(ackTime[26]), + .I1(ackTime[27]), + .O(ltOp_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h2F02)) + ltOp_carry_i_4 + (.I0(ackTime[0]), + .I1(\TimeCnt_reg_n_0_[0] ), + .I2(\TimeCnt_reg_n_0_[1] ), + .I3(ackTime[1]), + .O(ltOp_carry_i_4_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__0 + (.I0(ackTime[8]), + .I1(ackTime[9]), + .O(ltOp_carry_i_4__0_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__1 + (.I0(ackTime[16]), + .I1(ackTime[17]), + .O(ltOp_carry_i_4__1_n_0)); + LUT2 #( + .INIT(4'hE)) + ltOp_carry_i_4__2 + (.I0(ackTime[24]), + .I1(ackTime[25]), + .O(ltOp_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(\TimeCnt_reg_n_0_[7] ), + .I1(ackTime[7]), + .I2(\TimeCnt_reg_n_0_[6] ), + .I3(ackTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__0 + (.I0(ackTime[15]), + .I1(ackTime[14]), + .O(ltOp_carry_i_5__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__1 + (.I0(ackTime[23]), + .I1(ackTime[22]), + .O(ltOp_carry_i_5__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_5__2 + (.I0(ackTime[31]), + .I1(ackTime[30]), + .O(ltOp_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(\TimeCnt_reg_n_0_[5] ), + .I1(ackTime[5]), + .I2(\TimeCnt_reg_n_0_[4] ), + .I3(ackTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__0 + (.I0(ackTime[13]), + .I1(ackTime[12]), + .O(ltOp_carry_i_6__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__1 + (.I0(ackTime[21]), + .I1(ackTime[20]), + .O(ltOp_carry_i_6__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_6__2 + (.I0(ackTime[29]), + .I1(ackTime[28]), + .O(ltOp_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(\TimeCnt_reg_n_0_[3] ), + .I1(ackTime[3]), + .I2(\TimeCnt_reg_n_0_[2] ), + .I3(ackTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__0 + (.I0(ackTime[11]), + .I1(ackTime[10]), + .O(ltOp_carry_i_7__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__1 + (.I0(ackTime[19]), + .I1(ackTime[18]), + .O(ltOp_carry_i_7__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_7__2 + (.I0(ackTime[27]), + .I1(ackTime[26]), + .O(ltOp_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(\TimeCnt_reg_n_0_[1] ), + .I1(ackTime[1]), + .I2(\TimeCnt_reg_n_0_[0] ), + .I3(ackTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__0 + (.I0(ackTime[9]), + .I1(ackTime[8]), + .O(ltOp_carry_i_8__0_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__1 + (.I0(ackTime[17]), + .I1(ackTime[16]), + .O(ltOp_carry_i_8__1_n_0)); + LUT2 #( + .INIT(4'h1)) + ltOp_carry_i_8__2 + (.I0(ackTime[25]), + .I1(ackTime[24]), + .O(ltOp_carry_i_8__2_n_0)); +endmodule + +(* CHECK_LICENSE_TYPE = "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_AckCheckerConcept_7_2 + (ackTime, + AckPr_en, + AckPr, + acknowledge_in, + Clk, + currentPr_en, + currentPr, + line, + Ready, + reset); + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + (* x_interface_info = "xilinx.com:signal:clock:1.0 Clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0" *) input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + + wire AckPr; + wire AckPr_en; + wire Clk; + wire Ready; + wire [31:0]ackTime; + wire acknowledge_in; + wire currentPr; + wire currentPr_en; + wire line; + wire reset; + + AckChecker_AckCheckerConcept_7_2_AckCheckerConcept U0 + (.AckPr(AckPr), + .AckPr_en(AckPr_en), + .Clk(Clk), + .Ready(Ready), + .ackTime(ackTime), + .acknowledge_in(acknowledge_in), + .currentPr(currentPr), + .currentPr_en(currentPr_en), + .line(line), + .reset(reset)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl new file mode 100644 index 0000000..11a268b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_sim_netlist.vhdl @@ -0,0 +1,927 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_AckCheckerConcept_7_2 -prefix +-- AckChecker_AckCheckerConcept_7_2_ AckChecker_AckCheckerConcept_0_0_sim_netlist.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_7_2_AckCheckerConcept is + port ( + AckPr : out STD_LOGIC; + currentPr : out STD_LOGIC; + reset : in STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + line : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + Ready : in STD_LOGIC; + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC + ); +end AckChecker_AckCheckerConcept_7_2_AckCheckerConcept; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_7_2_AckCheckerConcept is + signal \^ackpr\ : STD_LOGIC; + signal AckPr_i_1_n_0 : STD_LOGIC; + signal \FSM_sequential_acknowledge[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_sequential_acknowledge[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[1]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[3]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[5]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_1_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_2_n_0\ : STD_LOGIC; + signal \TimeCnt[7]_i_4_n_0\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[0]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[1]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[2]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[3]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[4]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[5]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[6]\ : STD_LOGIC; + signal \TimeCnt_reg_n_0_[7]\ : STD_LOGIC; + signal acknowledge : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal \^currentpr\ : STD_LOGIC; + signal \currentPr1__0\ : STD_LOGIC; + signal currentPr_i_1_n_0 : STD_LOGIC; + signal currentPr_i_2_n_0 : STD_LOGIC; + signal currentPr_i_3_n_0 : STD_LOGIC; + signal currentPr_i_4_n_0 : STD_LOGIC; + signal line_prev : STD_LOGIC; + signal \ltOp__15\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_4__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_5__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_6__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_7__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp_carry_i_8__2_n_0\ : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal plusOp : STD_LOGIC_VECTOR ( 7 downto 2 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[0]_i_2\ : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of \FSM_sequential_acknowledge[1]_i_1\ : label is "soft_lutpair0"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[0]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute FSM_ENCODED_STATES of \FSM_sequential_acknowledge_reg[1]\ : label is "check:01,waiting_strobe_end:10,waiting:00,iSTATE:11"; + attribute SOFT_HLUTNM of \TimeCnt[2]_i_1\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[3]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \TimeCnt[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \TimeCnt[6]_i_1\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_3\ : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of \TimeCnt[7]_i_4\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of currentPr_i_2 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_3 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of currentPr_i_4 : label is "soft_lutpair2"; +begin + AckPr <= \^ackpr\; + currentPr <= \^currentpr\; +AckPr_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFF0400" + ) + port map ( + I0 => \ltOp__15\, + I1 => acknowledge(0), + I2 => acknowledge(1), + I3 => AckPr_en, + I4 => \^ackpr\, + O => AckPr_i_1_n_0 + ); +AckPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => AckPr_i_1_n_0, + Q => \^ackpr\, + R => reset + ); +\FSM_sequential_acknowledge[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"D3D0C3C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \currentPr1__0\, + I4 => \ltOp__15\, + O => \FSM_sequential_acknowledge[0]_i_1_n_0\ + ); +\FSM_sequential_acknowledge[0]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"48" + ) + port map ( + I0 => line_prev, + I1 => Ready, + I2 => line, + O => \currentPr1__0\ + ); +\FSM_sequential_acknowledge[1]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"E8C0" + ) + port map ( + I0 => acknowledge_in, + I1 => acknowledge(1), + I2 => acknowledge(0), + I3 => \ltOp__15\, + O => \FSM_sequential_acknowledge[1]_i_1_n_0\ + ); +\FSM_sequential_acknowledge_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[0]_i_1_n_0\, + Q => acknowledge(0), + R => reset + ); +\FSM_sequential_acknowledge_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \FSM_sequential_acknowledge[1]_i_1_n_0\, + Q => acknowledge(1), + R => reset + ); +\TimeCnt[0]_i_1\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[0]_i_1_n_0\ + ); +\TimeCnt[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[1]\, + O => \TimeCnt[1]_i_1_n_0\ + ); +\TimeCnt[2]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[2]\, + O => plusOp(2) + ); +\TimeCnt[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"00D0FFFFD0000000" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => \ltOp__15\, + I3 => \TimeCnt[3]_i_2_n_0\, + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[3]\, + O => \TimeCnt[3]_i_1_n_0\ + ); +\TimeCnt[3]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[2]\, + I1 => \TimeCnt_reg_n_0_[1]\, + I2 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[3]_i_2_n_0\ + ); +\TimeCnt[4]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"7FFF8000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => \TimeCnt_reg_n_0_[0]\, + I4 => \TimeCnt_reg_n_0_[4]\, + O => plusOp(4) + ); +\TimeCnt[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"4044FFFF80880000" + ) + port map ( + I0 => \TimeCnt[7]_i_4_n_0\, + I1 => \ltOp__15\, + I2 => acknowledge_in, + I3 => acknowledge(1), + I4 => \TimeCnt[7]_i_2_n_0\, + I5 => \TimeCnt_reg_n_0_[5]\, + O => \TimeCnt[5]_i_1_n_0\ + ); +\TimeCnt[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"78" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[6]\, + O => plusOp(6) + ); +\TimeCnt[7]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"01110404" + ) + port map ( + I0 => reset, + I1 => acknowledge(0), + I2 => \ltOp__15\, + I3 => acknowledge_in, + I4 => acknowledge(1), + O => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt[7]_i_2\: unisim.vcomponents.LUT3 + generic map( + INIT => X"06" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge(0), + I2 => reset, + O => \TimeCnt[7]_i_2_n_0\ + ); +\TimeCnt[7]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"7F80" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[6]\, + I1 => \TimeCnt[7]_i_4_n_0\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => \TimeCnt_reg_n_0_[7]\, + O => plusOp(7) + ); +\TimeCnt[7]_i_4\: unisim.vcomponents.LUT5 + generic map( + INIT => X"80000000" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[4]\, + I1 => \TimeCnt_reg_n_0_[3]\, + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => \TimeCnt_reg_n_0_[1]\, + I4 => \TimeCnt_reg_n_0_[0]\, + O => \TimeCnt[7]_i_4_n_0\ + ); +\TimeCnt_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => \TimeCnt[0]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[0]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[1]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[1]\, + R => '0' + ); +\TimeCnt_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(2), + Q => \TimeCnt_reg_n_0_[2]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[3]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[3]\, + R => '0' + ); +\TimeCnt_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(4), + Q => \TimeCnt_reg_n_0_[4]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => \TimeCnt[5]_i_1_n_0\, + Q => \TimeCnt_reg_n_0_[5]\, + R => '0' + ); +\TimeCnt_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(6), + Q => \TimeCnt_reg_n_0_[6]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +\TimeCnt_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => \TimeCnt[7]_i_2_n_0\, + D => plusOp(7), + Q => \TimeCnt_reg_n_0_[7]\, + R => \TimeCnt[7]_i_1_n_0\ + ); +currentPr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"BBBBFFBF88880080" + ) + port map ( + I0 => currentPr_i_2_n_0, + I1 => currentPr_i_3_n_0, + I2 => acknowledge(1), + I3 => \ltOp__15\, + I4 => currentPr_i_4_n_0, + I5 => \^currentpr\, + O => currentPr_i_1_n_0 + ); +currentPr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"C888" + ) + port map ( + I0 => acknowledge(1), + I1 => currentPr_en, + I2 => acknowledge_in, + I3 => Ready, + O => currentPr_i_2_n_0 + ); +currentPr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => currentPr_en, + I1 => acknowledge(0), + O => currentPr_i_3_n_0 + ); +currentPr_i_4: unisim.vcomponents.LUT5 + generic map( + INIT => X"40000400" + ) + port map ( + I0 => acknowledge(1), + I1 => acknowledge_in, + I2 => line, + I3 => Ready, + I4 => line_prev, + O => currentPr_i_4_n_0 + ); +currentPr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => currentPr_i_1_n_0, + Q => \^currentpr\, + R => reset + ); +line_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => Clk, + CE => '1', + D => line, + Q => line_prev, + R => '0' + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__0_n_0\, + DI(2) => \ltOp_carry_i_2__0_n_0\, + DI(1) => \ltOp_carry_i_3__0_n_0\, + DI(0) => \ltOp_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__0_n_0\, + S(2) => \ltOp_carry_i_6__0_n_0\, + S(1) => \ltOp_carry_i_7__0_n_0\, + S(0) => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__1_n_0\, + DI(2) => \ltOp_carry_i_2__1_n_0\, + DI(1) => \ltOp_carry_i_3__1_n_0\, + DI(0) => \ltOp_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__1_n_0\, + S(2) => \ltOp_carry_i_6__1_n_0\, + S(1) => \ltOp_carry_i_7__1_n_0\, + S(0) => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => \ltOp__15\, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry_i_1__2_n_0\, + DI(2) => \ltOp_carry_i_2__2_n_0\, + DI(1) => \ltOp_carry_i_3__2_n_0\, + DI(0) => \ltOp_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry_i_5__2_n_0\, + S(2) => \ltOp_carry_i_6__2_n_0\, + S(1) => \ltOp_carry_i_7__2_n_0\, + S(0) => \ltOp_carry_i_8__2_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(6), + I1 => \TimeCnt_reg_n_0_[6]\, + I2 => \TimeCnt_reg_n_0_[7]\, + I3 => ackTime(7), + O => ltOp_carry_i_1_n_0 + ); +\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(14), + I1 => ackTime(15), + O => \ltOp_carry_i_1__0_n_0\ + ); +\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(22), + I1 => ackTime(23), + O => \ltOp_carry_i_1__1_n_0\ + ); +\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(30), + I1 => ackTime(31), + O => \ltOp_carry_i_1__2_n_0\ + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(4), + I1 => \TimeCnt_reg_n_0_[4]\, + I2 => \TimeCnt_reg_n_0_[5]\, + I3 => ackTime(5), + O => ltOp_carry_i_2_n_0 + ); +\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(12), + I1 => ackTime(13), + O => \ltOp_carry_i_2__0_n_0\ + ); +\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(20), + I1 => ackTime(21), + O => \ltOp_carry_i_2__1_n_0\ + ); +\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(28), + I1 => ackTime(29), + O => \ltOp_carry_i_2__2_n_0\ + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(2), + I1 => \TimeCnt_reg_n_0_[2]\, + I2 => \TimeCnt_reg_n_0_[3]\, + I3 => ackTime(3), + O => ltOp_carry_i_3_n_0 + ); +\ltOp_carry_i_3__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(10), + I1 => ackTime(11), + O => \ltOp_carry_i_3__0_n_0\ + ); +\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(18), + I1 => ackTime(19), + O => \ltOp_carry_i_3__1_n_0\ + ); +\ltOp_carry_i_3__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(26), + I1 => ackTime(27), + O => \ltOp_carry_i_3__2_n_0\ + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"2F02" + ) + port map ( + I0 => ackTime(0), + I1 => \TimeCnt_reg_n_0_[0]\, + I2 => \TimeCnt_reg_n_0_[1]\, + I3 => ackTime(1), + O => ltOp_carry_i_4_n_0 + ); +\ltOp_carry_i_4__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(8), + I1 => ackTime(9), + O => \ltOp_carry_i_4__0_n_0\ + ); +\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(16), + I1 => ackTime(17), + O => \ltOp_carry_i_4__1_n_0\ + ); +\ltOp_carry_i_4__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => ackTime(24), + I1 => ackTime(25), + O => \ltOp_carry_i_4__2_n_0\ + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[7]\, + I1 => ackTime(7), + I2 => \TimeCnt_reg_n_0_[6]\, + I3 => ackTime(6), + O => ltOp_carry_i_5_n_0 + ); +\ltOp_carry_i_5__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(15), + I1 => ackTime(14), + O => \ltOp_carry_i_5__0_n_0\ + ); +\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(23), + I1 => ackTime(22), + O => \ltOp_carry_i_5__1_n_0\ + ); +\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(31), + I1 => ackTime(30), + O => \ltOp_carry_i_5__2_n_0\ + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[5]\, + I1 => ackTime(5), + I2 => \TimeCnt_reg_n_0_[4]\, + I3 => ackTime(4), + O => ltOp_carry_i_6_n_0 + ); +\ltOp_carry_i_6__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(13), + I1 => ackTime(12), + O => \ltOp_carry_i_6__0_n_0\ + ); +\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(21), + I1 => ackTime(20), + O => \ltOp_carry_i_6__1_n_0\ + ); +\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(29), + I1 => ackTime(28), + O => \ltOp_carry_i_6__2_n_0\ + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[3]\, + I1 => ackTime(3), + I2 => \TimeCnt_reg_n_0_[2]\, + I3 => ackTime(2), + O => ltOp_carry_i_7_n_0 + ); +\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(11), + I1 => ackTime(10), + O => \ltOp_carry_i_7__0_n_0\ + ); +\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(19), + I1 => ackTime(18), + O => \ltOp_carry_i_7__1_n_0\ + ); +\ltOp_carry_i_7__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(27), + I1 => ackTime(26), + O => \ltOp_carry_i_7__2_n_0\ + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => \TimeCnt_reg_n_0_[1]\, + I1 => ackTime(1), + I2 => \TimeCnt_reg_n_0_[0]\, + I3 => ackTime(0), + O => ltOp_carry_i_8_n_0 + ); +\ltOp_carry_i_8__0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(9), + I1 => ackTime(8), + O => \ltOp_carry_i_8__0_n_0\ + ); +\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(17), + I1 => ackTime(16), + O => \ltOp_carry_i_8__1_n_0\ + ); +\ltOp_carry_i_8__2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => ackTime(25), + I1 => ackTime(24), + O => \ltOp_carry_i_8__2_n_0\ + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_AckCheckerConcept_7_2 is + port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_AckCheckerConcept_7_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_AckCheckerConcept_7_2 : entity is "AckChecker_AckCheckerConcept_0_0,AckCheckerConcept,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_AckCheckerConcept_7_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_AckCheckerConcept_7_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_AckCheckerConcept_7_2 : entity is "AckCheckerConcept,Vivado 2019.1"; +end AckChecker_AckCheckerConcept_7_2; + +architecture STRUCTURE of AckChecker_AckCheckerConcept_7_2 is + attribute x_interface_info : string; + attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 Clk CLK"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME Clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN AckChecker_Clk_0, INSERT_VIP 0"; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.AckChecker_AckCheckerConcept_7_2_AckCheckerConcept + port map ( + AckPr => AckPr, + AckPr_en => AckPr_en, + Clk => Clk, + Ready => Ready, + ackTime(31 downto 0) => ackTime(31 downto 0), + acknowledge_in => acknowledge_in, + currentPr => currentPr, + currentPr_en => currentPr_en, + line => line, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v new file mode 100644 index 0000000..a294cca --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.v @@ -0,0 +1,30 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:55 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_7_2 -prefix +// AckChecker_AckCheckerConcept_7_2_ AckChecker_AckCheckerConcept_0_0_stub.v +// Design : AckChecker_AckCheckerConcept_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "AckCheckerConcept,Vivado 2019.1" *) +module AckChecker_AckCheckerConcept_7_2(ackTime, AckPr_en, AckPr, acknowledge_in, Clk, + currentPr_en, currentPr, line, Ready, reset) +/* synthesis syn_black_box black_box_pad_pin="ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset" */; + input [31:0]ackTime; + input AckPr_en; + output AckPr; + input acknowledge_in; + input Clk; + input currentPr_en; + output currentPr; + input line; + input Ready; + input reset; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl new file mode 100644 index 0000000..2302ae0 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2_stub.vhdl @@ -0,0 +1,39 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:55 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_AckCheckerConcept_7_2 -prefix +-- AckChecker_AckCheckerConcept_7_2_ AckChecker_AckCheckerConcept_0_0_stub.vhdl +-- Design : AckChecker_AckCheckerConcept_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_AckCheckerConcept_7_2 is + Port ( + ackTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + AckPr_en : in STD_LOGIC; + AckPr : out STD_LOGIC; + acknowledge_in : in STD_LOGIC; + Clk : in STD_LOGIC; + currentPr_en : in STD_LOGIC; + currentPr : out STD_LOGIC; + line : in STD_LOGIC; + Ready : in STD_LOGIC; + reset : in STD_LOGIC + ); + +end AckChecker_AckCheckerConcept_7_2; + +architecture stub of AckChecker_AckCheckerConcept_7_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "ackTime[31:0],AckPr_en,AckPr,acknowledge_in,Clk,currentPr_en,currentPr,line,Ready,reset"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "AckCheckerConcept,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp new file mode 100644 index 0000000..db73a60 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci index 668f396..834ca71 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xml index 716e23b..0cbaf6f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:35:54 UTC 2023 + + + outputProductCRC + 9:2a63fc2a + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v new file mode 100644 index 0000000..5c0e543 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_0_0 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..f3ae878 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_0_0 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_0_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_0_0 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_0_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_0_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_0_0 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_0_0; + +architecture STRUCTURE of AckChecker_BusBlock16IN_0_0 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v new file mode 100644 index 0000000..b4073f6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_0_0(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl new file mode 100644 index 0000000..f825672 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_0_0 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_0_0; + +architecture stub of AckChecker_BusBlock16IN_0_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp new file mode 100644 index 0000000..1040a17 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci index 484ebfa..9dbb104 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xml index 255e9ce..2cc7398 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:26 UTC 2023 + + + outputProductCRC + 9:0f2b75d6 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_0_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_0_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v new file mode 100644 index 0000000..502813f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_0_1 -prefix +// AckChecker_BusBlock16IN_0_1_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_0_1 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl new file mode 100644 index 0000000..1f6d682 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_0_1 -prefix +-- AckChecker_BusBlock16IN_0_1_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_0_1 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_0_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_0_1 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_0_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_0_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_0_1 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_0_1; + +architecture STRUCTURE of AckChecker_BusBlock16IN_0_1 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v new file mode 100644 index 0000000..c93f51c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_0_1 -prefix +// AckChecker_BusBlock16IN_0_1_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_0_1(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl new file mode 100644 index 0000000..7d184ca --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_0_1 -prefix +-- AckChecker_BusBlock16IN_0_1_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_0_1 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_0_1; + +architecture stub of AckChecker_BusBlock16IN_0_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp new file mode 100644 index 0000000..979afff Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci index 4f57577..fed3e5e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xml index 23cc2f4..8f242b6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:27 UTC 2023 + + + outputProductCRC + 9:60f2efd2 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_0_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_0_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_0_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v new file mode 100644 index 0000000..6b3bdb6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_0_2 -prefix +// AckChecker_BusBlock16IN_0_2_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_0_2 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl new file mode 100644 index 0000000..969b775 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_0_2 -prefix +-- AckChecker_BusBlock16IN_0_2_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_0_2 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_0_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_0_2 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_0_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_0_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_0_2 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_0_2; + +architecture STRUCTURE of AckChecker_BusBlock16IN_0_2 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v new file mode 100644 index 0000000..fe388e6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_0_2 -prefix +// AckChecker_BusBlock16IN_0_2_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_0_2(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl new file mode 100644 index 0000000..e69d7b6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_0_2 -prefix +-- AckChecker_BusBlock16IN_0_2_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_0_2 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_0_2; + +architecture stub of AckChecker_BusBlock16IN_0_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp new file mode 100644 index 0000000..cae46ea Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci index 3d56261..410023b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xml index 210a16f..a46f42c 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:35 UTC 2023 + + + outputProductCRC + 9:060e4c57 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v new file mode 100644 index 0000000..8f7d7f6 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_1_0 -prefix +// AckChecker_BusBlock16IN_1_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_1_0 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..2feb8d5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_1_0 -prefix +-- AckChecker_BusBlock16IN_1_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_1_0 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_1_0 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_1_0 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_1_0; + +architecture STRUCTURE of AckChecker_BusBlock16IN_1_0 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v new file mode 100644 index 0000000..33d1e5a --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_1_0 -prefix +// AckChecker_BusBlock16IN_1_0_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_1_0(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl new file mode 100644 index 0000000..00e32fe --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_1_0 -prefix +-- AckChecker_BusBlock16IN_1_0_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_1_0 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_1_0; + +architecture stub of AckChecker_BusBlock16IN_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp new file mode 100644 index 0000000..692ab15 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci index 14a52d3..ab0e2e0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xml index 9ed99a3..4fb16f6 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:33 UTC 2023 + + + outputProductCRC + 9:72b89cd0 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_2_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_2_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_2_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_2_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v new file mode 100644 index 0000000..3598711 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_2_0 -prefix +// AckChecker_BusBlock16IN_2_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_2_0 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl new file mode 100644 index 0000000..5f6da68 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_2_0 -prefix +-- AckChecker_BusBlock16IN_2_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_2_0 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_2_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_2_0 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_2_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_2_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_2_0 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_2_0; + +architecture STRUCTURE of AckChecker_BusBlock16IN_2_0 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v new file mode 100644 index 0000000..b4b27f5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_2_0 -prefix +// AckChecker_BusBlock16IN_2_0_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_2_0(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl new file mode 100644 index 0000000..0b75027 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_2_0 -prefix +-- AckChecker_BusBlock16IN_2_0_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_2_0 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_2_0; + +architecture stub of AckChecker_BusBlock16IN_2_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp new file mode 100644 index 0000000..a919678 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci index ba08fc2..915568e 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xml index 05c88ee..194bdbd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:35 UTC 2023 + + + outputProductCRC + 9:9bd53dde + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_4_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_4_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_4_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_4_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v new file mode 100644 index 0000000..d8d0850 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_4_0 -prefix +// AckChecker_BusBlock16IN_4_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_4_0 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl new file mode 100644 index 0000000..5f1cb38 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_4_0 -prefix +-- AckChecker_BusBlock16IN_4_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_4_0 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_4_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_4_0 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_4_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_4_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_4_0 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_4_0; + +architecture STRUCTURE of AckChecker_BusBlock16IN_4_0 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v new file mode 100644 index 0000000..50da4c4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_4_0 -prefix +// AckChecker_BusBlock16IN_4_0_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_4_0(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl new file mode 100644 index 0000000..059761f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_4_0 -prefix +-- AckChecker_BusBlock16IN_4_0_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_4_0 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_4_0; + +architecture stub of AckChecker_BusBlock16IN_4_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp new file mode 100644 index 0000000..9a92f65 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci index a901f60..5ace8bd 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xml index 292802e..3c1b360 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:36 UTC 2023 + + + outputProductCRC + 9:be9db422 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_4_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_4_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_4_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_4_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v new file mode 100644 index 0000000..aeda48d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_4_1 -prefix +// AckChecker_BusBlock16IN_4_1_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_4_1 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl new file mode 100644 index 0000000..542326e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_4_1 -prefix +-- AckChecker_BusBlock16IN_4_1_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_4_1 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_4_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_4_1 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_4_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_4_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_4_1 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_4_1; + +architecture STRUCTURE of AckChecker_BusBlock16IN_4_1 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v new file mode 100644 index 0000000..0bd1ee2 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_4_1 -prefix +// AckChecker_BusBlock16IN_4_1_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_4_1(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl new file mode 100644 index 0000000..4fcf221 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_4_1 -prefix +-- AckChecker_BusBlock16IN_4_1_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_4_1 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_4_1; + +architecture stub of AckChecker_BusBlock16IN_4_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp new file mode 100644 index 0000000..1fe7232 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci index 3d41c7b..261b3a0 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xml index 04cd742..2c0b819 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:41 UTC 2023 + + + outputProductCRC + 9:c30e5d24 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16IN_6_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16IN_6_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_6_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16IN_6_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16IN_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v new file mode 100644 index 0000000..db59c0d --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16IN_6_0 -prefix +// AckChecker_BusBlock16IN_6_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16IN_6_0 + (Bus_16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]Bus_16IN; + + assign Out0 = Bus_16IN[0]; + assign Out1 = Bus_16IN[1]; + assign Out10 = Bus_16IN[10]; + assign Out11 = Bus_16IN[11]; + assign Out12 = Bus_16IN[12]; + assign Out13 = Bus_16IN[13]; + assign Out14 = Bus_16IN[14]; + assign Out15 = Bus_16IN[15]; + assign Out2 = Bus_16IN[2]; + assign Out3 = Bus_16IN[3]; + assign Out4 = Bus_16IN[4]; + assign Out5 = Bus_16IN[5]; + assign Out6 = Bus_16IN[6]; + assign Out7 = Bus_16IN[7]; + assign Out8 = Bus_16IN[8]; + assign Out9 = Bus_16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl new file mode 100644 index 0000000..36e88aa --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16IN_6_0 -prefix +-- AckChecker_BusBlock16IN_6_0_ AckChecker_BusBlock16IN_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16IN_6_0 is + port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16IN_6_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16IN_6_0 : entity is "AckChecker_BusBlock16IN_0_0,BusBlock16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16IN_6_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16IN_6_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16IN_6_0 : entity is "BusBlock16IN,Vivado 2019.1"; +end AckChecker_BusBlock16IN_6_0; + +architecture STRUCTURE of AckChecker_BusBlock16IN_6_0 is + signal \^bus_16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^bus_16in\(0); + Out1 <= \^bus_16in\(1); + Out10 <= \^bus_16in\(10); + Out11 <= \^bus_16in\(11); + Out12 <= \^bus_16in\(12); + Out13 <= \^bus_16in\(13); + Out14 <= \^bus_16in\(14); + Out15 <= \^bus_16in\(15); + Out2 <= \^bus_16in\(2); + Out3 <= \^bus_16in\(3); + Out4 <= \^bus_16in\(4); + Out5 <= \^bus_16in\(5); + Out6 <= \^bus_16in\(6); + Out7 <= \^bus_16in\(7); + Out8 <= \^bus_16in\(8); + Out9 <= \^bus_16in\(9); + \^bus_16in\(15 downto 0) <= Bus_16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v new file mode 100644 index 0000000..8dca78f --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_6_0 -prefix +// AckChecker_BusBlock16IN_6_0_ AckChecker_BusBlock16IN_0_0_stub.v +// Design : AckChecker_BusBlock16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16IN,Vivado 2019.1" *) +module AckChecker_BusBlock16IN_6_0(Bus_16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7, + Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]Bus_16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl new file mode 100644 index 0000000..1805f51 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16IN_6_0 -prefix +-- AckChecker_BusBlock16IN_6_0_ AckChecker_BusBlock16IN_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16IN_6_0 is + Port ( + Bus_16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end AckChecker_BusBlock16IN_6_0; + +architecture stub of AckChecker_BusBlock16IN_6_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp new file mode 100644 index 0000000..ee36c73 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci index 2949dc1..982ba4b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xml index 94f880d..d9f407b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:35:54 UTC 2023 + + + outputProductCRC + 9:cfa95452 + + + @@ -372,6 +390,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16OUT_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16OUT_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v new file mode 100644 index 0000000..2b870df --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v @@ -0,0 +1,320 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16OUT_0_0 + (Bus_16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + AckChecker_BusBlock16OUT_0_0_BusBlock16OUT U0 + (.Bus_16OUT(Bus_16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule + +(* ORIG_REF_NAME = "BusBlock16OUT" *) +module AckChecker_BusBlock16OUT_0_0_BusBlock16OUT + (Bus_16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]Bus_16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(Bus_16OUT[0])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(Bus_16OUT[10])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(Bus_16OUT[11])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(Bus_16OUT[12])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(Bus_16OUT[13])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(Bus_16OUT[14])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(Bus_16OUT[15])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(Bus_16OUT[1])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(Bus_16OUT[2])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(Bus_16OUT[3])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(Bus_16OUT[4])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(Bus_16OUT[5])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(Bus_16OUT[6])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(Bus_16OUT[7])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(Bus_16OUT[8])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(Bus_16OUT[9])); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..241c109 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl @@ -0,0 +1,249 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_0_BusBlock16OUT is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); + attribute ORIG_REF_NAME : string; + attribute ORIG_REF_NAME of AckChecker_BusBlock16OUT_0_0_BusBlock16OUT : entity is "BusBlock16OUT"; +end AckChecker_BusBlock16OUT_0_0_BusBlock16OUT; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_0_BusBlock16OUT is +begin +\Bus_16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => Bus_16OUT(0) + ); +\Bus_16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => Bus_16OUT(10) + ); +\Bus_16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => Bus_16OUT(11) + ); +\Bus_16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => Bus_16OUT(12) + ); +\Bus_16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => Bus_16OUT(13) + ); +\Bus_16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => Bus_16OUT(14) + ); +\Bus_16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => Bus_16OUT(15) + ); +\Bus_16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => Bus_16OUT(1) + ); +\Bus_16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => Bus_16OUT(2) + ); +\Bus_16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => Bus_16OUT(3) + ); +\Bus_16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => Bus_16OUT(4) + ); +\Bus_16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => Bus_16OUT(5) + ); +\Bus_16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => Bus_16OUT(6) + ); +\Bus_16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => Bus_16OUT(7) + ); +\Bus_16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => Bus_16OUT(8) + ); +\Bus_16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => Bus_16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_0 is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16OUT_0_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16OUT_0_0 : entity is "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16OUT_0_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16OUT_0_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16OUT_0_0 : entity is "BusBlock16OUT,Vivado 2019.1"; +end AckChecker_BusBlock16OUT_0_0; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_0 is +begin +U0: entity work.AckChecker_BusBlock16OUT_0_0_BusBlock16OUT + port map ( + Bus_16OUT(15 downto 0) => Bus_16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v new file mode 100644 index 0000000..880562e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub +// D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +module AckChecker_BusBlock16OUT_0_0(Bus_16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, In9, + In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl new file mode 100644 index 0000000..ad604b5 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub +-- D:/GITEA/GitHub/ES/IP_cores/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16OUT_0_0 is + Port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end AckChecker_BusBlock16OUT_0_0; + +architecture stub of AckChecker_BusBlock16OUT_0_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp new file mode 100644 index 0000000..e82dc94 Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci index 1f48854..07b9504 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xml index 82384b0..3165f7b 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:36:46 UTC 2023 + + + outputProductCRC + 9:3046c02a + + + @@ -372,6 +390,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16OUT_0_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16OUT_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v new file mode 100644 index 0000000..e8428ca --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_0_1 -prefix +// AckChecker_BusBlock16OUT_0_1_ AckChecker_BusBlock16OUT_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16OUT_0_1 + (Bus_16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + AckChecker_BusBlock16OUT_0_1_BusBlock16OUT U0 + (.Bus_16OUT(Bus_16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule + +module AckChecker_BusBlock16OUT_0_1_BusBlock16OUT + (Bus_16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]Bus_16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(Bus_16OUT[0])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(Bus_16OUT[10])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(Bus_16OUT[11])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(Bus_16OUT[12])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(Bus_16OUT[13])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(Bus_16OUT[14])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(Bus_16OUT[15])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(Bus_16OUT[1])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(Bus_16OUT[2])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(Bus_16OUT[3])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(Bus_16OUT[4])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(Bus_16OUT[5])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(Bus_16OUT[6])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(Bus_16OUT[7])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(Bus_16OUT[8])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(Bus_16OUT[9])); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl new file mode 100644 index 0000000..bc573ec --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_0_1 -prefix +-- AckChecker_BusBlock16OUT_0_1_ AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_1_BusBlock16OUT is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end AckChecker_BusBlock16OUT_0_1_BusBlock16OUT; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_1_BusBlock16OUT is +begin +\Bus_16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => Bus_16OUT(0) + ); +\Bus_16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => Bus_16OUT(10) + ); +\Bus_16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => Bus_16OUT(11) + ); +\Bus_16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => Bus_16OUT(12) + ); +\Bus_16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => Bus_16OUT(13) + ); +\Bus_16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => Bus_16OUT(14) + ); +\Bus_16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => Bus_16OUT(15) + ); +\Bus_16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => Bus_16OUT(1) + ); +\Bus_16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => Bus_16OUT(2) + ); +\Bus_16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => Bus_16OUT(3) + ); +\Bus_16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => Bus_16OUT(4) + ); +\Bus_16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => Bus_16OUT(5) + ); +\Bus_16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => Bus_16OUT(6) + ); +\Bus_16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => Bus_16OUT(7) + ); +\Bus_16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => Bus_16OUT(8) + ); +\Bus_16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => Bus_16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_1 is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16OUT_0_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16OUT_0_1 : entity is "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16OUT_0_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16OUT_0_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16OUT_0_1 : entity is "BusBlock16OUT,Vivado 2019.1"; +end AckChecker_BusBlock16OUT_0_1; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_1 is +begin +U0: entity work.AckChecker_BusBlock16OUT_0_1_BusBlock16OUT + port map ( + Bus_16OUT(15 downto 0) => Bus_16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v new file mode 100644 index 0000000..9ad7c46 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_0_1 -prefix +// AckChecker_BusBlock16OUT_0_1_ AckChecker_BusBlock16OUT_0_0_stub.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +module AckChecker_BusBlock16OUT_0_1(Bus_16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, In9, + In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl new file mode 100644 index 0000000..81f343e --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_0_1 -prefix +-- AckChecker_BusBlock16OUT_0_1_ AckChecker_BusBlock16OUT_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16OUT_0_1 is + Port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end AckChecker_BusBlock16OUT_0_1; + +architecture stub of AckChecker_BusBlock16OUT_0_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp new file mode 100644 index 0000000..7deb44d Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci index 5aef6ef..fd75885 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xml index 33cd257..44f435f 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:24 UTC 2023 + + + outputProductCRC + 9:eb077ae3 + + + @@ -372,6 +390,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16OUT_0_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16OUT_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v new file mode 100644 index 0000000..8640bfc --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_0_2 -prefix +// AckChecker_BusBlock16OUT_0_2_ AckChecker_BusBlock16OUT_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16OUT_0_2 + (Bus_16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + AckChecker_BusBlock16OUT_0_2_BusBlock16OUT U0 + (.Bus_16OUT(Bus_16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule + +module AckChecker_BusBlock16OUT_0_2_BusBlock16OUT + (Bus_16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]Bus_16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(Bus_16OUT[0])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(Bus_16OUT[10])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(Bus_16OUT[11])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(Bus_16OUT[12])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(Bus_16OUT[13])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(Bus_16OUT[14])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(Bus_16OUT[15])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(Bus_16OUT[1])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(Bus_16OUT[2])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(Bus_16OUT[3])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(Bus_16OUT[4])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(Bus_16OUT[5])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(Bus_16OUT[6])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(Bus_16OUT[7])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(Bus_16OUT[8])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(Bus_16OUT[9])); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl new file mode 100644 index 0000000..e809967 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_0_2 -prefix +-- AckChecker_BusBlock16OUT_0_2_ AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_2_BusBlock16OUT is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end AckChecker_BusBlock16OUT_0_2_BusBlock16OUT; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_2_BusBlock16OUT is +begin +\Bus_16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => Bus_16OUT(0) + ); +\Bus_16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => Bus_16OUT(10) + ); +\Bus_16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => Bus_16OUT(11) + ); +\Bus_16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => Bus_16OUT(12) + ); +\Bus_16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => Bus_16OUT(13) + ); +\Bus_16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => Bus_16OUT(14) + ); +\Bus_16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => Bus_16OUT(15) + ); +\Bus_16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => Bus_16OUT(1) + ); +\Bus_16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => Bus_16OUT(2) + ); +\Bus_16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => Bus_16OUT(3) + ); +\Bus_16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => Bus_16OUT(4) + ); +\Bus_16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => Bus_16OUT(5) + ); +\Bus_16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => Bus_16OUT(6) + ); +\Bus_16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => Bus_16OUT(7) + ); +\Bus_16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => Bus_16OUT(8) + ); +\Bus_16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => Bus_16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_0_2 is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16OUT_0_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16OUT_0_2 : entity is "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16OUT_0_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16OUT_0_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16OUT_0_2 : entity is "BusBlock16OUT,Vivado 2019.1"; +end AckChecker_BusBlock16OUT_0_2; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_0_2 is +begin +U0: entity work.AckChecker_BusBlock16OUT_0_2_BusBlock16OUT + port map ( + Bus_16OUT(15 downto 0) => Bus_16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v new file mode 100644 index 0000000..b7c662b --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_0_2 -prefix +// AckChecker_BusBlock16OUT_0_2_ AckChecker_BusBlock16OUT_0_0_stub.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +module AckChecker_BusBlock16OUT_0_2(Bus_16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, In9, + In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl new file mode 100644 index 0000000..7db3bb4 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_0_2 -prefix +-- AckChecker_BusBlock16OUT_0_2_ AckChecker_BusBlock16OUT_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16OUT_0_2 is + Port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end AckChecker_BusBlock16OUT_0_2; + +architecture stub of AckChecker_BusBlock16OUT_0_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp new file mode 100644 index 0000000..a18a6ce Binary files /dev/null and b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp differ diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci index bbc51c7..ac7bcb8 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xci @@ -19,7 +19,6 @@ MIXED -3 - TRUE TRUE diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xml b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xml index 16eee6b..1647857 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xml +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:37:26 UTC 2023 + + + outputProductCRC + 9:df2d0f1e + + + @@ -372,6 +390,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + AckChecker_BusBlock16OUT_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + AckChecker_BusBlock16OUT_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + AckChecker_BusBlock16OUT_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + BusBlock16OUT_v1_0 diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v new file mode 100644 index 0000000..2edae4c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_1_0 -prefix +// AckChecker_BusBlock16OUT_1_0_ AckChecker_BusBlock16OUT_0_0_sim_netlist.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module AckChecker_BusBlock16OUT_1_0 + (Bus_16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + AckChecker_BusBlock16OUT_1_0_BusBlock16OUT U0 + (.Bus_16OUT(Bus_16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule + +module AckChecker_BusBlock16OUT_1_0_BusBlock16OUT + (Bus_16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]Bus_16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]Bus_16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(Bus_16OUT[0])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(Bus_16OUT[10])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(Bus_16OUT[11])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(Bus_16OUT[12])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(Bus_16OUT[13])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(Bus_16OUT[14])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(Bus_16OUT[15])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(Bus_16OUT[1])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(Bus_16OUT[2])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(Bus_16OUT[3])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(Bus_16OUT[4])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(Bus_16OUT[5])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(Bus_16OUT[6])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(Bus_16OUT[7])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(Bus_16OUT[8])); + LUT2 #( + .INIT(4'h8)) + \Bus_16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(Bus_16OUT[9])); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..1a1d210 --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top AckChecker_BusBlock16OUT_1_0 -prefix +-- AckChecker_BusBlock16OUT_1_0_ AckChecker_BusBlock16OUT_0_0_sim_netlist.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_1_0_BusBlock16OUT is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end AckChecker_BusBlock16OUT_1_0_BusBlock16OUT; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_1_0_BusBlock16OUT is +begin +\Bus_16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => Bus_16OUT(0) + ); +\Bus_16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => Bus_16OUT(10) + ); +\Bus_16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => Bus_16OUT(11) + ); +\Bus_16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => Bus_16OUT(12) + ); +\Bus_16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => Bus_16OUT(13) + ); +\Bus_16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => Bus_16OUT(14) + ); +\Bus_16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => Bus_16OUT(15) + ); +\Bus_16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => Bus_16OUT(1) + ); +\Bus_16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => Bus_16OUT(2) + ); +\Bus_16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => Bus_16OUT(3) + ); +\Bus_16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => Bus_16OUT(4) + ); +\Bus_16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => Bus_16OUT(5) + ); +\Bus_16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => Bus_16OUT(6) + ); +\Bus_16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => Bus_16OUT(7) + ); +\Bus_16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => Bus_16OUT(8) + ); +\Bus_16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => Bus_16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity AckChecker_BusBlock16OUT_1_0 is + port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of AckChecker_BusBlock16OUT_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of AckChecker_BusBlock16OUT_1_0 : entity is "AckChecker_BusBlock16OUT_0_0,BusBlock16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of AckChecker_BusBlock16OUT_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of AckChecker_BusBlock16OUT_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of AckChecker_BusBlock16OUT_1_0 : entity is "BusBlock16OUT,Vivado 2019.1"; +end AckChecker_BusBlock16OUT_1_0; + +architecture STRUCTURE of AckChecker_BusBlock16OUT_1_0 is +begin +U0: entity work.AckChecker_BusBlock16OUT_1_0_BusBlock16OUT + port map ( + Bus_16OUT(15 downto 0) => Bus_16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v new file mode 100644 index 0000000..f0424bd --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Wed May 3 11:35:54 2023 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_1_0 -prefix +// AckChecker_BusBlock16OUT_1_0_ AckChecker_BusBlock16OUT_0_0_stub.v +// Design : AckChecker_BusBlock16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BusBlock16OUT,Vivado 2019.1" *) +module AckChecker_BusBlock16OUT_1_0(Bus_16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, In9, + In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]Bus_16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl new file mode 100644 index 0000000..eb4ef2c --- /dev/null +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Wed May 3 11:35:54 2023 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top AckChecker_BusBlock16OUT_1_0 -prefix +-- AckChecker_BusBlock16OUT_1_0_ AckChecker_BusBlock16OUT_0_0_stub.vhdl +-- Design : AckChecker_BusBlock16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity AckChecker_BusBlock16OUT_1_0 is + Port ( + Bus_16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end AckChecker_BusBlock16OUT_1_0; + +architecture stub of AckChecker_BusBlock16OUT_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "Bus_16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BusBlock16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/xgui/AckChecker_wrapper_v1_0.tcl b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/xgui/AckChecker_wrapper_v1_0.tcl index 0db18e9..2ecca33 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/xgui/AckChecker_wrapper_v1_0.tcl +++ b/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/xgui/AckChecker_wrapper_v1_0.tcl @@ -1,9 +1,6 @@ # Definitional proc to organize widgets for parameters. proc init_gui { IPINST } { ipgui::add_param $IPINST -name "Component_Name" - #Adding Page - ipgui::add_page $IPINST -name "Page 0" - } diff --git a/LIB/AckCheckerBlock/AckCheckerBlock.xpr b/LIB/AckCheckerBlock/AckCheckerBlock.xpr index 0519b87..e62aeff 100644 --- a/LIB/AckCheckerBlock/AckCheckerBlock.xpr +++ b/LIB/AckCheckerBlock/AckCheckerBlock.xpr @@ -3,7 +3,7 @@ - + @@ -534,9 +534,7 @@ - - Vivado Synthesis Defaults - + @@ -545,9 +543,7 @@ - - Vivado Synthesis Defaults - + @@ -556,9 +552,7 @@ - - Vivado Synthesis Defaults - + @@ -567,9 +561,7 @@ - - Vivado Synthesis Defaults - + @@ -578,9 +570,7 @@ - - Vivado Synthesis Defaults - + @@ -589,9 +579,7 @@ - - Vivado Synthesis Defaults - + @@ -600,9 +588,7 @@ - - Vivado Synthesis Defaults - + @@ -611,9 +597,7 @@ - - Vivado Synthesis Defaults - + @@ -622,9 +606,7 @@ - - Vivado Synthesis Defaults - + @@ -633,9 +615,7 @@ - - Vivado Synthesis Defaults - + @@ -644,9 +624,7 @@ - - Vivado Synthesis Defaults - + @@ -655,9 +633,7 @@ - - Vivado Synthesis Defaults - + @@ -666,9 +642,7 @@ - - Vivado Synthesis Defaults - + @@ -677,9 +651,7 @@ - - Vivado Synthesis Defaults - + @@ -688,9 +660,7 @@ - - Vivado Synthesis Defaults - + @@ -699,9 +669,7 @@ - - Vivado Synthesis Defaults - + @@ -710,9 +678,7 @@ - - Vivado Synthesis Defaults - + @@ -721,9 +687,7 @@ - - Vivado Synthesis Defaults - + @@ -732,9 +696,7 @@ - - Vivado Synthesis Defaults - + @@ -743,9 +705,7 @@ - - Vivado Synthesis Defaults - + @@ -754,9 +714,7 @@ - - Vivado Synthesis Defaults - + @@ -765,9 +723,7 @@ - - Vivado Synthesis Defaults - + @@ -776,9 +732,7 @@ - - Vivado Synthesis Defaults - + @@ -787,9 +741,7 @@ - - Vivado Synthesis Defaults - + @@ -798,9 +750,7 @@ - - Vivado Synthesis Defaults - + @@ -809,9 +759,7 @@ - - Vivado Synthesis Defaults - + @@ -820,9 +768,7 @@ - - Vivado Synthesis Defaults - + @@ -831,9 +777,7 @@ - - Vivado Synthesis Defaults - + @@ -842,9 +786,7 @@ - - Vivado Synthesis Defaults - + @@ -853,9 +795,7 @@ - - Vivado Synthesis Defaults - + @@ -864,9 +804,7 @@ - - Vivado Synthesis Defaults - + @@ -875,9 +813,7 @@ - - Vivado Synthesis Defaults - + @@ -886,9 +822,7 @@ - - Vivado Synthesis Defaults - + @@ -897,9 +831,7 @@ - - Vivado Synthesis Defaults - + @@ -908,9 +840,7 @@ - - Vivado Synthesis Defaults - + @@ -919,9 +849,7 @@ - - Vivado Synthesis Defaults - + @@ -930,9 +858,7 @@ - - Vivado Synthesis Defaults - + @@ -941,9 +867,7 @@ - - Vivado Synthesis Defaults - + @@ -952,9 +876,7 @@ - - Vivado Synthesis Defaults - + @@ -963,9 +885,7 @@ - - Vivado Synthesis Defaults - + @@ -974,9 +894,7 @@ - - Vivado Synthesis Defaults - + @@ -985,9 +903,7 @@ - - Vivado Synthesis Defaults - + @@ -996,9 +912,7 @@ - - Vivado Synthesis Defaults - + @@ -1007,16 +921,14 @@ - - Vivado Synthesis Defaults - + - + @@ -1029,15 +941,12 @@ - - - Default settings for Implementation. - + @@ -1053,9 +962,7 @@ - - Default settings for Implementation. - + @@ -1071,9 +978,7 @@ - - Default settings for Implementation. - + @@ -1089,9 +994,7 @@ - - Default settings for Implementation. - + @@ -1107,9 +1010,7 @@ - - Default settings for Implementation. - + @@ -1125,9 +1026,7 @@ - - Default settings for Implementation. - + @@ -1143,9 +1042,7 @@ - - Default settings for Implementation. - + @@ -1161,9 +1058,7 @@ - - Default settings for Implementation. - + @@ -1179,9 +1074,7 @@ - - Default settings for Implementation. - + @@ -1197,9 +1090,7 @@ - - Default settings for Implementation. - + @@ -1215,9 +1106,7 @@ - - Default settings for Implementation. - + @@ -1233,9 +1122,7 @@ - - Default settings for Implementation. - + @@ -1251,9 +1138,7 @@ - - Default settings for Implementation. - + @@ -1269,9 +1154,7 @@ - - Default settings for Implementation. - + @@ -1287,9 +1170,7 @@ - - Default settings for Implementation. - + @@ -1305,9 +1186,7 @@ - - Default settings for Implementation. - + @@ -1323,9 +1202,7 @@ - - Default settings for Implementation. - + @@ -1341,9 +1218,7 @@ - - Default settings for Implementation. - + @@ -1359,9 +1234,7 @@ - - Default settings for Implementation. - + @@ -1377,9 +1250,7 @@ - - Default settings for Implementation. - + @@ -1395,9 +1266,7 @@ - - Default settings for Implementation. - + @@ -1413,9 +1282,7 @@ - - Default settings for Implementation. - + @@ -1431,9 +1298,7 @@ - - Default settings for Implementation. - + @@ -1449,9 +1314,7 @@ - - Default settings for Implementation. - + @@ -1467,9 +1330,7 @@ - - Default settings for Implementation. - + @@ -1485,9 +1346,7 @@ - - Default settings for Implementation. - + @@ -1503,9 +1362,7 @@ - - Default settings for Implementation. - + @@ -1521,9 +1378,7 @@ - - Default settings for Implementation. - + @@ -1539,9 +1394,7 @@ - - Default settings for Implementation. - + @@ -1557,9 +1410,7 @@ - - Default settings for Implementation. - + @@ -1575,9 +1426,7 @@ - - Default settings for Implementation. - + @@ -1593,9 +1442,7 @@ - - Default settings for Implementation. - + @@ -1611,9 +1458,7 @@ - - Default settings for Implementation. - + @@ -1629,9 +1474,7 @@ - - Default settings for Implementation. - + @@ -1647,9 +1490,7 @@ - - Default settings for Implementation. - + @@ -1665,9 +1506,7 @@ - - Default settings for Implementation. - + @@ -1683,9 +1522,7 @@ - - Default settings for Implementation. - + @@ -1701,9 +1538,7 @@ - - Default settings for Implementation. - + @@ -1719,9 +1554,7 @@ - - Default settings for Implementation. - + @@ -1737,9 +1570,7 @@ - - Default settings for Implementation. - + @@ -1755,9 +1586,7 @@ - - Default settings for Implementation. - + @@ -1773,9 +1602,7 @@ - - Default settings for Implementation. - + @@ -1791,9 +1618,7 @@ - - Default settings for Implementation. - + @@ -1809,9 +1634,7 @@ - - Default settings for Implementation. - + diff --git a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/gui_handlers.wdf b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/gui_handlers.wdf index 9339290..4717312 100644 --- a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/gui_handlers.wdf +++ b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/gui_handlers.wdf @@ -1,6 +1,6 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:35:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636d646d73676469616c6f675f6f6b:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:63726561746573726366696c656469616c6f675f66696c655f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:637573746f6d697a65636f72656469616c6f675f69705f6c6f636174696f6e:31:00:00 @@ -8,16 +8,17 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f667067615f7461626c65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f7061636b616765:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f7370656564:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3130:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3134:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:68706f7075707469746c655f636c6f7365:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f636f6d70616e795f75726c5f646973706c61795f6e616d65:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f76656e646f72:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f76656e646f725f646973706c61795f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f636865636b706f696e74:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f66696c65:38:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f66696c65:3132:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6970:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:35:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6f70656e5f726563656e745f70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:3130:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f746f6f6c73:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d73677472656570616e656c5f6d6573736167655f766965775f74726565:34:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d7367766965775f637269746963616c5f7761726e696e6773:31:00:00 @@ -28,15 +29,17 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f656469745f696e5f69705f7061636b61676572:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f69705f7061636b616765725f77697a617264:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6e65775f70726f6a656374:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f70726f6a656374:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f636f6465:33:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f70726f6a656374:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f636f6465:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f70726f6a6563745f73756d6d617279:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b6167657273746570636f6e74656e7470616e656c5f6d65737361676573:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f63686f6f73655f70726f6a6563745f6c6f636174696f6e:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f70726f6a6563745f6e616d65:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726469636f6d6d616e64735f736176655f66696c65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f7061636b6167655f6970:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73656c6563746d656e755f686967686c69676874:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6372656174655f66696c65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c6465726d656e755f69705f646f63756d656e746174696f6e:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c646572766965775f6f7269656e746174696f6e:31:00:00 -eof:1422222190 +eof:3407141147 diff --git a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/java_command_handlers.wdf b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/java_command_handlers.wdf index 70f7fd4..e5f90f3 100644 --- a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/java_command_handlers.wdf +++ b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/java_command_handlers.wdf @@ -1,12 +1,12 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:616464736f7572636573:31:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:33:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637573746f6d697a65727362626c6f636b:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:34:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637573746f6d697a65727362626c6f636b:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:65646974696e69707061636b6167657268616e646c6572:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657277697a61726468616e646c6572:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657770726f6a656374:32:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e626c6f636b64657369676e:31:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:32:00:00 -eof:3402719070 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e626c6f636b64657369676e:32:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:34:00:00 +eof:1549026080 diff --git a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/project.wpc b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/project.wpc index 30d3330..c7c2fb6 100644 --- a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/project.wpc +++ b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/project.wpc @@ -1,3 +1,3 @@ version:1 -6d6f64655f636f756e7465727c4755494d6f6465:4 +6d6f64655f636f756e7465727c4755494d6f6465:5 eof: diff --git a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/webtalk_pa.xml b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/webtalk_pa.xml index 4c3ea3a..ffa3a49 100644 --- a/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/webtalk_pa.xml +++ b/LIB/AckCheckerConcept/AckCheckerConcept.cache/wt/webtalk_pa.xml @@ -3,7 +3,7 @@ - +
@@ -18,19 +18,19 @@ This means code written to parse this file will need to be revisited each subseq - - + + - - + + - + @@ -38,16 +38,17 @@ This means code written to parse this file will need to be revisited each subseq - - + + - + - + + @@ -58,22 +59,24 @@ This means code written to parse this file will need to be revisited each subseq - - + + + + - + - +
diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/70127aa8275ccbbd/stats.txt b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/70127aa8275ccbbd/stats.txt index 5cca4c0..8877e98 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/70127aa8275ccbbd/stats.txt +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/70127aa8275ccbbd/stats.txt @@ -1,2 +1,2 @@ -NumberHits:1 -Timestamp: Fri Jun 11 04:50:06 UTC 2021 +NumberHits:3 +Timestamp: Wed May 03 08:44:45 UTC 2023 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/d13ae47df47f67fc/stats.txt b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/d13ae47df47f67fc/stats.txt index 0903f41..28c2d7c 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/d13ae47df47f67fc/stats.txt +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/d13ae47df47f67fc/stats.txt @@ -1,2 +1,2 @@ -NumberHits:4 -Timestamp: Fri Jun 11 04:48:56 UTC 2021 +NumberHits:7 +Timestamp: Wed May 03 08:44:45 UTC 2023 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45/stats.txt b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45/stats.txt index 5cb1f60..70c2610 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45/stats.txt +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45/stats.txt @@ -1,2 +1,2 @@ -NumberHits:5 -Timestamp: Fri Jun 11 04:50:17 UTC 2021 +NumberHits:13 +Timestamp: Wed May 03 08:44:46 UTC 2023 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/gui_handlers.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/gui_handlers.wdf index 97de28e..d58fc95 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/gui_handlers.wdf +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/gui_handlers.wdf @@ -1,9 +1,10 @@ version:1 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6162737472616374636f6d62696e656470616e656c5f6164645f656c656d656e74:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:616273747261637466696c65766965775f72656c6f6164:33:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f6f6b:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f6f6b:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6164647265706f7369746f7279696e666f6469616c6f675f7265706f7369746f72795f74726565:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:3132:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3536:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:3133:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3630:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f796573:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173657265706f72747461625f726572756e:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:62617365776f726b73706163655f726573746f7265:31:00:00 @@ -12,10 +13,11 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636d646d73676469616c6f675f6f70656e5f6d657373616765735f76696577:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f6465766965775f746f67676c655f636f6c756d6e5f73656c656374696f6e5f6d6f6465:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f6e6669726d736176657465787465646974736469616c6f675f6e6f:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f6164645f7265706f7369746f7279:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f6164645f7265706f7369746f7279:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f726566726573685f616c6c5f7265706f7369746f72696573:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f726566726573685f7265706f7369746f7279:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:3431:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265616e64696e746572666163657362617365747265657461626c6570616e656c5f72656d6f76655f66726f6d5f70726f6a656374:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:3438:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6372656174656e65776469616772616d6469616c6f675f64657369676e5f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:637265617465727362696e746572666163656469616c6f675f696e746572666163655f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:637265617465727362706f72746469616c6f675f6372656174655f766563746f72:38:00:00 @@ -34,10 +36,12 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f667067615f7461626c65:33:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f7061636b616765:34:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f7370656564:33:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f66696c655f67726f75705f66616365745f7461626c65:35:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66616d696c79737570706f72747461626c655f6164645f66616d696c795f6578706c696369746c79:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66616d696c79737570706f72747461626c655f6465766963655f737570706f72745f7461626c65:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f66696c655f67726f75705f66616365745f7461626c65:37:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6567726f757066616365747461626c655f72656672657368:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:313838:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:3235:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:313930:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:666c6f776e6176696761746f727472656570616e656c5f666c6f775f6e6176696761746f725f74726565:3237:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6372656174655f6e65775f70726f6a656374:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:697073746174757373656374696f6e70616e656c5f757067726164655f73656c6563746564:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:69707374617475737461626c6570616e656c5f6d6f72655f696e666f:31:00:00 @@ -48,8 +52,9 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:34:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f7265706f727473:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f746f6f6c73:3138:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e746f6f6c6261726d67725f72756e:3134:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d65737361676562616e6e65725f6368616e6765735f64657465637465645f696e5f76697661646f5f70726f6a6563745f74686174:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e746f6f6c6261726d67725f72756e:3135:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d616e75616c73656c656374696f6e70616e656c5f667067615f7061727473:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d65737361676562616e6e65725f6368616e6765735f64657465637465645f696e5f76697661646f5f70726f6a6563745f74686174:33:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d73677472656570616e656c5f6d6573736167655f7365766572697479:33:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d73677472656570616e656c5f6d6573736167655f766965775f74726565:3236:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d7367766965775f636c6561725f6d657373616765735f726573756c74696e675f66726f6d5f757365725f6578656375746564:37:00:00 @@ -73,7 +78,7 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f70696e5f616c6c5f7273625f6f6e5f63616e766173:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f726567656e65726174655f6c61796f7574:33:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f696d706c656d656e746174696f6e:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f73796e746865736973:3132:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f73796e746865736973:3133:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f736176655f7273625f64657369676e:3136:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f756e70696e5f616c6c5f7273625f6f6e5f63616e766173:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f76616c69646174655f7273625f64657369676e:35:00:00 @@ -81,8 +86,10 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f7061636b6167655f6970:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f70726f6a6563745f73756d6d617279:3130:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b6167657273746570636f6e74656e7470616e656c5f6d65737361676573:32:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:3131:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:3231:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706c616e61686561647461625f726566726573685f69705f636174616c6f67:32:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a65637464617368626f617264766965775f64617368626f617264:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a65637464617368626f617264766965775f7461626265645f70616e65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f63686f6f73655f70726f6a6563745f6c6f636174696f6e:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f70726f6a6563745f6e616d65:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a65637473756d6d61727964726370616e656c5f6f70656e5f6472635f7265706f7274:31:00:00 @@ -96,9 +103,9 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:72736262617365706f72747461626c6570616e656c5f70696e735f7461626c65:3232:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7273626e657470726f7070616e656c735f6e616d65:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f7061636b6167655f6970:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f72655f7061636b6167655f6970:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f72655f7061636b6167655f6970:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:72756e6761646765745f73686f775f6572726f72:31:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7361766570726f6a6563747574696c735f73617665:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7361766570726f6a6563747574696c735f73617665:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73656c6563746d656e755f686967686c69676874:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7369676e616c7472656570616e656c5f7369676e616c5f747265655f70616e656c:36:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f67656e65726174655f6f75747075745f70726f64756374735f696d6d6564696174656c79:37:00:00 @@ -122,4 +129,4 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d7461625f7265706f72745f69705f737461747573:33:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d74726565766965775f73797374656d5f74726565:3230:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:74636c6f626a656374747265657461626c655f747265657461626c65:36:00:00 -eof:3498955480 +eof:1999111438 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/java_command_handlers.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/java_command_handlers.wdf index f944bf8..7082454 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/java_command_handlers.wdf +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/java_command_handlers.wdf @@ -1,17 +1,17 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6175746f636f6e6e656374706f7274:3134:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:33:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636f726576696577:39:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:34:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636f726576696577:3130:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637265617465626c6f636b64657369676e:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637265617465746f7068646c:34:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:637573746f6d697a65727362626c6f636b:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:646973636f6e6e65637472736270696e:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:65646974636f7079:3131:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:3430:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:3431:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:656469747061737465:3231:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697470726f70657274696573:39:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:65646974756e646f:3132:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:36:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:38:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657277697a61726468616e646c6572:36:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6d616b65727362636f6e6e656374696f6e:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657770726f6a656374:33:00:00 @@ -24,7 +24,7 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:726567656e65726174657273626c61796f7574:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265706f72746970737461747573:33:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e696d706c656d656e746174696f6e:36:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e73796e746865736973:3131:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e73796e746865736973:3132:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7361766572736264657369676e:3136:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:73686f7776696577:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:746f6f6c7373657474696e6773:31:00:00 @@ -32,4 +32,4 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:757067726164656970:36:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:76616c696461746572736264657369676e:35:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:766965777461736b696d706c656d656e746174696f6e:31:00:00 -eof:475999047 +eof:1111550484 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/project.wpc b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/project.wpc index dd6e20d..c59b8fc 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/project.wpc +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/project.wpc @@ -1,3 +1,3 @@ version:1 -6d6f64655f636f756e7465727c4755494d6f6465:23 +6d6f64655f636f756e7465727c4755494d6f6465:24 eof: diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/synthesis.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/synthesis.wdf index de471fc..c983717 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/synthesis.wdf +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/synthesis.wdf @@ -33,7 +33,7 @@ version:1 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d617373657274:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 -73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323973:00:00 -73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:3939372e3233344d42:00:00 -73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3630352e3033354d42:00:00 -eof:3280944734 +73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323673:00:00 +73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313030302e3932364d42:00:00 +73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3630372e3631374d42:00:00 +eof:226082966 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/webtalk_pa.xml b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/webtalk_pa.xml index ce69eb8..d50ebfe 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/webtalk_pa.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt/webtalk_pa.xml @@ -3,7 +3,7 @@ - +
@@ -18,18 +18,18 @@ This means code written to parse this file will need to be revisited each subseq - - + + - + - + @@ -42,7 +42,7 @@ This means code written to parse this file will need to be revisited each subseq - + @@ -52,11 +52,12 @@ This means code written to parse this file will need to be revisited each subseq + - + - - + + @@ -65,10 +66,11 @@ This means code written to parse this file will need to be revisited each subseq - + - + + @@ -87,10 +89,12 @@ This means code written to parse this file will need to be revisited each subseq - + + + - - + + @@ -101,8 +105,9 @@ This means code written to parse this file will need to be revisited each subseq - - + + + @@ -126,7 +131,7 @@ This means code written to parse this file will need to be revisited each subseq - + @@ -134,8 +139,10 @@ This means code written to parse this file will need to be revisited each subseq - + + + @@ -149,9 +156,9 @@ This means code written to parse this file will need to be revisited each subseq - + - + @@ -177,9 +184,9 @@ This means code written to parse this file will need to be revisited each subseq - + - +
diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/.jobs/vrs_config_17.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/.jobs/vrs_config_17.xml new file mode 100644 index 0000000..a367716 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/.jobs/vrs_config_17.xml @@ -0,0 +1,8 @@ + + + + + + + + diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.vivado.begin.rst deleted file mode 100644 index 5ef5048..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp deleted file mode 100644 index 3e91c77..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.tcl deleted file mode 100644 index e5c5623..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1 -new_name Inverter_3lvl_BUS_16IN_0_0 -ip [get_ips Inverter_3lvl_BUS_16IN_0_0]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_BUS_16IN_0_0 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_BUS_16IN_0_0_ Inverter_3lvl_BUS_16IN_0_0.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_0_0_stub.v - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_0_0_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_0_0_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_0_0_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_BUS_16IN_0_0.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_BUS_16IN_0_0] -} - -rename_ref -prefix_all Inverter_3lvl_BUS_16IN_0_0_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_BUS_16IN_0_0.dcp -create_report "Inverter_3lvl_BUS_16IN_0_0_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt -pb Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_0_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_0_0 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_0_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_0_0 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb deleted file mode 100644 index f1c9848..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt deleted file mode 100644 index 899d263..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt +++ /dev/null @@ -1,187 +0,0 @@ -Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------------------ -| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Fri Jun 11 07:49:57 2021 -| Host : STAS-W10 running 64-bit major release (build 9200) -| Command : report_utilization -file Inverter_3lvl_BUS_16IN_0_0_utilization_synth.rpt -pb Inverter_3lvl_BUS_16IN_0_0_utilization_synth.pb -| Design : Inverter_3lvl_BUS_16IN_0_0 -| Device : 7z020clg484-3 -| Design State : Fully Placed ------------------------------------------------------------------------------------------------------------------------------------------------ - -Utilization Design Information - -Table of Contents ------------------ -1. Slice Logic -1.1 Summary of Registers by Type -2. Slice Logic Distribution -3. Memory -4. DSP -5. IO and GT Specific -6. Clocking -7. Specific Feature -8. Primitives -9. Black Boxes -10. Instantiated Netlists - -1. Slice Logic --------------- - -+-------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------------------+------+-------+-----------+-------+ -| Slice LUTs | 0 | 0 | 53200 | 0.00 | -| LUT as Logic | 0 | 0 | 53200 | 0.00 | -| LUT as Memory | 0 | 0 | 17400 | 0.00 | -| Slice Registers | 0 | 0 | 106400 | 0.00 | -| Register as Flip Flop | 0 | 0 | 106400 | 0.00 | -| Register as Latch | 0 | 0 | 106400 | 0.00 | -| F7 Muxes | 0 | 0 | 26600 | 0.00 | -| F8 Muxes | 0 | 0 | 13300 | 0.00 | -+-------------------------+------+-------+-----------+-------+ - - -1.1 Summary of Registers by Type --------------------------------- - -+-------+--------------+-------------+--------------+ -| Total | Clock Enable | Synchronous | Asynchronous | -+-------+--------------+-------------+--------------+ -| 0 | _ | - | - | -| 0 | _ | - | Set | -| 0 | _ | - | Reset | -| 0 | _ | Set | - | -| 0 | _ | Reset | - | -| 0 | Yes | - | - | -| 0 | Yes | - | Set | -| 0 | Yes | - | Reset | -| 0 | Yes | Set | - | -| 0 | Yes | Reset | - | -+-------+--------------+-------------+--------------+ - - -2. Slice Logic Distribution ---------------------------- - -+------------------------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+------------------------------------------+------+-------+-----------+-------+ -| Slice | 0 | 0 | 13300 | 0.00 | -| SLICEL | 0 | 0 | | | -| SLICEM | 0 | 0 | | | -| LUT as Logic | 0 | 0 | 53200 | 0.00 | -| LUT as Memory | 0 | 0 | 17400 | 0.00 | -| LUT as Distributed RAM | 0 | 0 | | | -| LUT as Shift Register | 0 | 0 | | | -| Slice Registers | 0 | 0 | 106400 | 0.00 | -| Register driven from within the Slice | 0 | | | | -| Register driven from outside the Slice | 0 | | | | -| Unique Control Sets | 0 | | 13300 | 0.00 | -+------------------------------------------+------+-------+-----------+-------+ -* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets. - - -3. Memory ---------- - -+----------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+----------------+------+-------+-----------+-------+ -| Block RAM Tile | 0 | 0 | 140 | 0.00 | -| RAMB36/FIFO* | 0 | 0 | 140 | 0.00 | -| RAMB18 | 0 | 0 | 280 | 0.00 | -+----------------+------+-------+-----------+-------+ -* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1 - - -4. DSP ------- - -+-----------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------+------+-------+-----------+-------+ -| DSPs | 0 | 0 | 220 | 0.00 | -+-----------+------+-------+-----------+-------+ - - -5. IO and GT Specific ---------------------- - -+-----------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------------------------+------+-------+-----------+-------+ -| Bonded IOB | 0 | 0 | 200 | 0.00 | -| Bonded IPADs | 0 | 0 | 2 | 0.00 | -| Bonded IOPADs | 0 | 0 | 130 | 0.00 | -| PHY_CONTROL | 0 | 0 | 4 | 0.00 | -| PHASER_REF | 0 | 0 | 4 | 0.00 | -| OUT_FIFO | 0 | 0 | 16 | 0.00 | -| IN_FIFO | 0 | 0 | 16 | 0.00 | -| IDELAYCTRL | 0 | 0 | 4 | 0.00 | -| IBUFDS | 0 | 0 | 192 | 0.00 | -| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 16 | 0.00 | -| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 16 | 0.00 | -| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 200 | 0.00 | -| ILOGIC | 0 | 0 | 200 | 0.00 | -| OLOGIC | 0 | 0 | 200 | 0.00 | -+-----------------------------+------+-------+-----------+-------+ - - -6. Clocking ------------ - -+------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+------------+------+-------+-----------+-------+ -| BUFGCTRL | 0 | 0 | 32 | 0.00 | -| BUFIO | 0 | 0 | 16 | 0.00 | -| MMCME2_ADV | 0 | 0 | 4 | 0.00 | -| PLLE2_ADV | 0 | 0 | 4 | 0.00 | -| BUFMRCE | 0 | 0 | 8 | 0.00 | -| BUFHCE | 0 | 0 | 72 | 0.00 | -| BUFR | 0 | 0 | 16 | 0.00 | -+------------+------+-------+-----------+-------+ - - -7. Specific Feature -------------------- - -+-------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------+------+-------+-----------+-------+ -| BSCANE2 | 0 | 0 | 4 | 0.00 | -| CAPTUREE2 | 0 | 0 | 1 | 0.00 | -| DNA_PORT | 0 | 0 | 1 | 0.00 | -| EFUSE_USR | 0 | 0 | 1 | 0.00 | -| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 | -| ICAPE2 | 0 | 0 | 2 | 0.00 | -| STARTUPE2 | 0 | 0 | 1 | 0.00 | -| XADC | 0 | 0 | 1 | 0.00 | -+-------------+------+-------+-----------+-------+ - - -8. Primitives -------------- - -+----------+------+---------------------+ -| Ref Name | Used | Functional Category | -+----------+------+---------------------+ - - -9. Black Boxes --------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - -10. Instantiated Netlists -------------------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/gen_run.xml deleted file mode 100644 index 85e9894..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/htr.txt deleted file mode 100644 index e2e5c97..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_BUS_16IN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/rundef.js deleted file mode 100644 index d51c94c..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_BUS_16IN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.sh deleted file mode 100644 index f7de9af..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_BUS_16IN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.jou deleted file mode 100644 index a3b1a52..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:21 2021 -# Process ID: 7204 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_BUS_16IN_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_0_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/Inverter_3lvl_BUS_16IN_0_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_BUS_16IN_0_0.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.pb deleted file mode 100644 index c19e2d5..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.vivado.begin.rst deleted file mode 100644 index 684625c..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.tcl deleted file mode 100644 index bbdca67..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1 -new_name Inverter_3lvl_BUS_16IN_1_0 -ip [get_ips Inverter_3lvl_BUS_16IN_1_0]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_BUS_16IN_1_0 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_BUS_16IN_1_0_ Inverter_3lvl_BUS_16IN_1_0.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_1_0_stub.v - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_1_0_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_1_0_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_1_0_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_BUS_16IN_1_0.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_BUS_16IN_1_0] -} - -rename_ref -prefix_all Inverter_3lvl_BUS_16IN_1_0_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_BUS_16IN_1_0.dcp -create_report "Inverter_3lvl_BUS_16IN_1_0_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_BUS_16IN_1_0_utilization_synth.rpt -pb Inverter_3lvl_BUS_16IN_1_0_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_1_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_1_0 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_1_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_BUS_16IN_1_0 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.vds deleted file mode 100644 index 76a75ca..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:59 2021 -# Process ID: 11172 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_BUS_16IN_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_BUS_16IN_1_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_BUS_16IN_1_0, cache-ID = 70127aa8275ccbbd. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:06 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/gen_run.xml deleted file mode 100644 index afed652..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/htr.txt deleted file mode 100644 index 87441ff..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_BUS_16IN_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/rundef.js deleted file mode 100644 index f0bc053..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_BUS_16IN_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.log deleted file mode 100644 index c794524..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_BUS_16IN_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_BUS_16IN_1_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_BUS_16IN_1_0, cache-ID = 70127aa8275ccbbd. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:06 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.sh deleted file mode 100644 index 0ce629b..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_BUS_16IN_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.jou deleted file mode 100644 index 1041227..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:59 2021 -# Process ID: 11172 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_BUS_16IN_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_BUS_16IN_1_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_BUS_16IN_1_0.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.pb deleted file mode 100644 index 70fa00b..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.vivado.begin.rst deleted file mode 100644 index 52213ea..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp deleted file mode 100644 index 025e582..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.tcl deleted file mode 100644 index 44d0a83..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_0 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_0]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_0 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_0_ Inverter_3lvl_P0N_3lvl_0_0.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_0_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_0.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_0] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_0_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_0.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_0_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_0 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_0 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.vds deleted file mode 100644 index 7aee048..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.vds +++ /dev/null @@ -1,273 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:21 2021 -# Process ID: 13028 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_0 -part xc7z020clg484-3 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 2708 ---------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.207 ; gain = 183.516 ---------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76] ---------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7z020clg484-3 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' ---------------------------------------------------------------------------------------------------- - State | New Encoding | Previous Encoding ---------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 ---------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report -Module P0N_3lvl -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 220 (col length:60) -BRAMs: 280 (col length: RAMB18 60 RAMB36 30) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- -No constraint files found. ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 805.633 ; gain = 413.941 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 810.586 ; gain = 418.895 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-------+------+ -| |Cell |Count | -+------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| -+------+-------+------+ - -Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 -Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.500 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 929.500 ; gain = 542.844 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.500 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1387.441 ; gain = 457.941 -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.527 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:00 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb deleted file mode 100644 index 8641ec5..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt deleted file mode 100644 index 8f445a0..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt +++ /dev/null @@ -1,176 +0,0 @@ -Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------------------ -| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Fri Jun 11 07:50:00 2021 -| Host : STAS-W10 running 64-bit major release (build 9200) -| Command : report_utilization -file Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb -| Design : Inverter_3lvl_P0N_3lvl_0_0 -| Device : 7z020clg484-3 -| Design State : Synthesized ------------------------------------------------------------------------------------------------------------------------------------------------ - -Utilization Design Information - -Table of Contents ------------------ -1. Slice Logic -1.1 Summary of Registers by Type -2. Memory -3. DSP -4. IO and GT Specific -5. Clocking -6. Specific Feature -7. Primitives -8. Black Boxes -9. Instantiated Netlists - -1. Slice Logic --------------- - -+-------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------------------+------+-------+-----------+-------+ -| Slice LUTs* | 96 | 0 | 53200 | 0.18 | -| LUT as Logic | 96 | 0 | 53200 | 0.18 | -| LUT as Memory | 0 | 0 | 17400 | 0.00 | -| Slice Registers | 122 | 0 | 106400 | 0.11 | -| Register as Flip Flop | 122 | 0 | 106400 | 0.11 | -| Register as Latch | 0 | 0 | 106400 | 0.00 | -| F7 Muxes | 0 | 0 | 26600 | 0.00 | -| F8 Muxes | 0 | 0 | 13300 | 0.00 | -+-------------------------+------+-------+-----------+-------+ -* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. - - -1.1 Summary of Registers by Type --------------------------------- - -+-------+--------------+-------------+--------------+ -| Total | Clock Enable | Synchronous | Asynchronous | -+-------+--------------+-------------+--------------+ -| 0 | _ | - | - | -| 0 | _ | - | Set | -| 0 | _ | - | Reset | -| 0 | _ | Set | - | -| 0 | _ | Reset | - | -| 0 | Yes | - | - | -| 0 | Yes | - | Set | -| 0 | Yes | - | Reset | -| 1 | Yes | Set | - | -| 121 | Yes | Reset | - | -+-------+--------------+-------------+--------------+ - - -2. Memory ---------- - -+----------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+----------------+------+-------+-----------+-------+ -| Block RAM Tile | 0 | 0 | 140 | 0.00 | -| RAMB36/FIFO* | 0 | 0 | 140 | 0.00 | -| RAMB18 | 0 | 0 | 280 | 0.00 | -+----------------+------+-------+-----------+-------+ -* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1 - - -3. DSP ------- - -+-----------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------+------+-------+-----------+-------+ -| DSPs | 0 | 0 | 220 | 0.00 | -+-----------+------+-------+-----------+-------+ - - -4. IO and GT Specific ---------------------- - -+-----------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------------------------+------+-------+-----------+-------+ -| Bonded IOB | 0 | 0 | 200 | 0.00 | -| Bonded IPADs | 0 | 0 | 2 | 0.00 | -| Bonded IOPADs | 0 | 0 | 130 | 0.00 | -| PHY_CONTROL | 0 | 0 | 4 | 0.00 | -| PHASER_REF | 0 | 0 | 4 | 0.00 | -| OUT_FIFO | 0 | 0 | 16 | 0.00 | -| IN_FIFO | 0 | 0 | 16 | 0.00 | -| IDELAYCTRL | 0 | 0 | 4 | 0.00 | -| IBUFDS | 0 | 0 | 192 | 0.00 | -| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 16 | 0.00 | -| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 16 | 0.00 | -| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 200 | 0.00 | -| ILOGIC | 0 | 0 | 200 | 0.00 | -| OLOGIC | 0 | 0 | 200 | 0.00 | -+-----------------------------+------+-------+-----------+-------+ - - -5. Clocking ------------ - -+------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+------------+------+-------+-----------+-------+ -| BUFGCTRL | 0 | 0 | 32 | 0.00 | -| BUFIO | 0 | 0 | 16 | 0.00 | -| MMCME2_ADV | 0 | 0 | 4 | 0.00 | -| PLLE2_ADV | 0 | 0 | 4 | 0.00 | -| BUFMRCE | 0 | 0 | 8 | 0.00 | -| BUFHCE | 0 | 0 | 72 | 0.00 | -| BUFR | 0 | 0 | 16 | 0.00 | -+------------+------+-------+-----------+-------+ - - -6. Specific Feature -------------------- - -+-------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------+------+-------+-----------+-------+ -| BSCANE2 | 0 | 0 | 4 | 0.00 | -| CAPTUREE2 | 0 | 0 | 1 | 0.00 | -| DNA_PORT | 0 | 0 | 1 | 0.00 | -| EFUSE_USR | 0 | 0 | 1 | 0.00 | -| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 | -| ICAPE2 | 0 | 0 | 2 | 0.00 | -| STARTUPE2 | 0 | 0 | 1 | 0.00 | -| XADC | 0 | 0 | 1 | 0.00 | -+-------------+------+-------+-----------+-------+ - - -7. Primitives -------------- - -+----------+------+---------------------+ -| Ref Name | Used | Functional Category | -+----------+------+---------------------+ -| FDRE | 121 | Flop & Latch | -| LUT4 | 108 | LUT | -| CARRY4 | 36 | CarryLogic | -| LUT6 | 23 | LUT | -| LUT5 | 7 | LUT | -| LUT2 | 7 | LUT | -| LUT3 | 4 | LUT | -| LUT1 | 4 | LUT | -| FDSE | 1 | Flop & Latch | -+----------+------+---------------------+ - - -8. Black Boxes --------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - -9. Instantiated Netlists ------------------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/gen_run.xml deleted file mode 100644 index 0942e87..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/htr.txt deleted file mode 100644 index 9da35a8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/rundef.js deleted file mode 100644 index af106f0..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.log deleted file mode 100644 index c07974c..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.log +++ /dev/null @@ -1,272 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_0_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_0 -part xc7z020clg484-3 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 2708 ---------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 575.207 ; gain = 183.516 ---------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76] ---------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7z020clg484-3 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' ---------------------------------------------------------------------------------------------------- - State | New Encoding | Previous Encoding ---------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 ---------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.098 ; gain = 247.406 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report -Module P0N_3lvl -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 220 (col length:60) -BRAMs: 280 (col length: RAMB18 60 RAMB36 30) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- -No constraint files found. ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 805.633 ; gain = 413.941 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 810.586 ; gain = 418.895 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-------+------+ -| |Cell |Count | -+------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| -+------+-------+------+ - -Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 -Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 810.766 ; gain = 419.074 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.500 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 929.500 ; gain = 542.844 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.500 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1387.441 ; gain = 457.941 -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.527 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_0_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:00 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.sh deleted file mode 100644 index 6d9efbe..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.jou deleted file mode 100644 index 73f85af..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:21 2021 -# Process ID: 13028 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_0.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.pb deleted file mode 100644 index 5783088..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.vivado.begin.rst deleted file mode 100644 index c9fe342..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.tcl deleted file mode 100644 index c4135d1..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_1 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_1]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_1 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_1_ Inverter_3lvl_P0N_3lvl_0_1.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_1_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_1_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_1.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_1] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_1_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_1.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_1_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_1_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_1_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_1]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_1 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_1]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_1 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.vds deleted file mode 100644 index 577ae42..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 7576 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_1.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_1, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/gen_run.xml deleted file mode 100644 index d80953e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/htr.txt deleted file mode 100644 index c666fc5..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/rundef.js deleted file mode 100644 index 5401dc2..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.log deleted file mode 100644 index e909bcd..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_0_1.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_1, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.sh deleted file mode 100644 index 673e8db..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.jou deleted file mode 100644 index f41cfc1..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 7576 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_1.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_1.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.pb deleted file mode 100644 index d74da48..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.vivado.begin.rst deleted file mode 100644 index 28a8833..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.tcl deleted file mode 100644 index 02fc4a5..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_2 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_2]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_2 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_2_ Inverter_3lvl_P0N_3lvl_0_2.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_2_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_2_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_2.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_2] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_2_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_2.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_2_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_2_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_2_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_2]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_2 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_2]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_2 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.vds deleted file mode 100644 index 45c05f4..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:08 2021 -# Process ID: 13100 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_2.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_2, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:13 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/gen_run.xml deleted file mode 100644 index 3012fa6..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/htr.txt deleted file mode 100644 index c0a161c..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/rundef.js deleted file mode 100644 index 80882c7..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.log deleted file mode 100644 index 44b4e15..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_0_2.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_2, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:13 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.sh deleted file mode 100644 index d71c39a..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.jou deleted file mode 100644 index f3c64ed..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:08 2021 -# Process ID: 13100 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_2.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_2.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.pb deleted file mode 100644 index 90f9d5d..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.vivado.begin.rst deleted file mode 100644 index 267b4ff..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp deleted file mode 100644 index bff5c70..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.tcl deleted file mode 100644 index 645a7ad..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_3 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_3]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_3 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_3_ Inverter_3lvl_P0N_3lvl_0_3.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_3_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_3.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_3] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_3_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_3.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_3_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_3]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_3 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_3]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_3 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.vds deleted file mode 100644 index 8a7252f..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.vds +++ /dev/null @@ -1,275 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:17 2021 -# Process ID: 11024 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_3.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_3 -part xc7z020clg484-3 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 3136 ---------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 573.750 ; gain = 180.781 ---------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76] ---------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7z020clg484-3 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' ---------------------------------------------------------------------------------------------------- - State | New Encoding | Previous Encoding ---------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 ---------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report -Module P0N_3lvl -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 220 (col length:60) -BRAMs: 280 (col length: RAMB18 60 RAMB36 30) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- -No constraint files found. ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 802.023 ; gain = 409.055 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 808.801 ; gain = 415.832 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-------+------+ -| |Cell |Count | -+------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| -+------+-------+------+ - -Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 -Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.750 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 925.750 ; gain = 537.621 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.750 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1380.430 ; gain = 454.680 -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -WARNING: [IP_Flow 19-5475] Invalid IP Cache entry found. Please manually delete the directory 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45' -WARNING: [Coretcl 2-1488] Problem adding IP cache entry: -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.586 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:58 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb deleted file mode 100644 index 8641ec5..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt deleted file mode 100644 index cb14df2..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt +++ /dev/null @@ -1,176 +0,0 @@ -Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------------------ -| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Fri Jun 11 07:49:58 2021 -| Host : STAS-W10 running 64-bit major release (build 9200) -| Command : report_utilization -file Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb -| Design : Inverter_3lvl_P0N_3lvl_0_3 -| Device : 7z020clg484-3 -| Design State : Synthesized ------------------------------------------------------------------------------------------------------------------------------------------------ - -Utilization Design Information - -Table of Contents ------------------ -1. Slice Logic -1.1 Summary of Registers by Type -2. Memory -3. DSP -4. IO and GT Specific -5. Clocking -6. Specific Feature -7. Primitives -8. Black Boxes -9. Instantiated Netlists - -1. Slice Logic --------------- - -+-------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------------------+------+-------+-----------+-------+ -| Slice LUTs* | 96 | 0 | 53200 | 0.18 | -| LUT as Logic | 96 | 0 | 53200 | 0.18 | -| LUT as Memory | 0 | 0 | 17400 | 0.00 | -| Slice Registers | 122 | 0 | 106400 | 0.11 | -| Register as Flip Flop | 122 | 0 | 106400 | 0.11 | -| Register as Latch | 0 | 0 | 106400 | 0.00 | -| F7 Muxes | 0 | 0 | 26600 | 0.00 | -| F8 Muxes | 0 | 0 | 13300 | 0.00 | -+-------------------------+------+-------+-----------+-------+ -* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. - - -1.1 Summary of Registers by Type --------------------------------- - -+-------+--------------+-------------+--------------+ -| Total | Clock Enable | Synchronous | Asynchronous | -+-------+--------------+-------------+--------------+ -| 0 | _ | - | - | -| 0 | _ | - | Set | -| 0 | _ | - | Reset | -| 0 | _ | Set | - | -| 0 | _ | Reset | - | -| 0 | Yes | - | - | -| 0 | Yes | - | Set | -| 0 | Yes | - | Reset | -| 1 | Yes | Set | - | -| 121 | Yes | Reset | - | -+-------+--------------+-------------+--------------+ - - -2. Memory ---------- - -+----------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+----------------+------+-------+-----------+-------+ -| Block RAM Tile | 0 | 0 | 140 | 0.00 | -| RAMB36/FIFO* | 0 | 0 | 140 | 0.00 | -| RAMB18 | 0 | 0 | 280 | 0.00 | -+----------------+------+-------+-----------+-------+ -* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1 - - -3. DSP ------- - -+-----------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------+------+-------+-----------+-------+ -| DSPs | 0 | 0 | 220 | 0.00 | -+-----------+------+-------+-----------+-------+ - - -4. IO and GT Specific ---------------------- - -+-----------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------------------------+------+-------+-----------+-------+ -| Bonded IOB | 0 | 0 | 200 | 0.00 | -| Bonded IPADs | 0 | 0 | 2 | 0.00 | -| Bonded IOPADs | 0 | 0 | 130 | 0.00 | -| PHY_CONTROL | 0 | 0 | 4 | 0.00 | -| PHASER_REF | 0 | 0 | 4 | 0.00 | -| OUT_FIFO | 0 | 0 | 16 | 0.00 | -| IN_FIFO | 0 | 0 | 16 | 0.00 | -| IDELAYCTRL | 0 | 0 | 4 | 0.00 | -| IBUFDS | 0 | 0 | 192 | 0.00 | -| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 16 | 0.00 | -| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 16 | 0.00 | -| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 200 | 0.00 | -| ILOGIC | 0 | 0 | 200 | 0.00 | -| OLOGIC | 0 | 0 | 200 | 0.00 | -+-----------------------------+------+-------+-----------+-------+ - - -5. Clocking ------------ - -+------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+------------+------+-------+-----------+-------+ -| BUFGCTRL | 0 | 0 | 32 | 0.00 | -| BUFIO | 0 | 0 | 16 | 0.00 | -| MMCME2_ADV | 0 | 0 | 4 | 0.00 | -| PLLE2_ADV | 0 | 0 | 4 | 0.00 | -| BUFMRCE | 0 | 0 | 8 | 0.00 | -| BUFHCE | 0 | 0 | 72 | 0.00 | -| BUFR | 0 | 0 | 16 | 0.00 | -+------------+------+-------+-----------+-------+ - - -6. Specific Feature -------------------- - -+-------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------+------+-------+-----------+-------+ -| BSCANE2 | 0 | 0 | 4 | 0.00 | -| CAPTUREE2 | 0 | 0 | 1 | 0.00 | -| DNA_PORT | 0 | 0 | 1 | 0.00 | -| EFUSE_USR | 0 | 0 | 1 | 0.00 | -| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 | -| ICAPE2 | 0 | 0 | 2 | 0.00 | -| STARTUPE2 | 0 | 0 | 1 | 0.00 | -| XADC | 0 | 0 | 1 | 0.00 | -+-------------+------+-------+-----------+-------+ - - -7. Primitives -------------- - -+----------+------+---------------------+ -| Ref Name | Used | Functional Category | -+----------+------+---------------------+ -| FDRE | 121 | Flop & Latch | -| LUT4 | 108 | LUT | -| CARRY4 | 36 | CarryLogic | -| LUT6 | 23 | LUT | -| LUT5 | 7 | LUT | -| LUT2 | 7 | LUT | -| LUT3 | 4 | LUT | -| LUT1 | 4 | LUT | -| FDSE | 1 | Flop & Latch | -+----------+------+---------------------+ - - -8. Black Boxes --------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - -9. Instantiated Netlists ------------------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/gen_run.xml deleted file mode 100644 index f633e3b..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/htr.txt deleted file mode 100644 index b2e0fc3..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/project.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/project.wdf deleted file mode 100644 index 66cddab..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/project.wdf +++ /dev/null @@ -1,44 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3131:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3131:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f3136494e5f76315f305f345c496e7665727465725f336c766c5f4255535f3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f3136494e5f76315f305f345c496e7665727465725f336c766c5f4255535f3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f35:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f315f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:35:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3535323030373536376161373461663938353435666431303963343433336437:506172656e742050412070726f6a656374204944:00 -eof:2238049497 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/rundef.js deleted file mode 100644 index 2ca3dc8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.log deleted file mode 100644 index 997023f..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.log +++ /dev/null @@ -1,274 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_0_3.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_3 -part xc7z020clg484-3 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 3136 ---------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 573.750 ; gain = 180.781 ---------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76] ---------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7z020clg484-3 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' ---------------------------------------------------------------------------------------------------- - State | New Encoding | Previous Encoding ---------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 ---------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 638.348 ; gain = 245.379 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report -Module P0N_3lvl -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 220 (col length:60) -BRAMs: 280 (col length: RAMB18 60 RAMB36 30) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- -No constraint files found. ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 802.023 ; gain = 409.055 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 808.801 ; gain = 415.832 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-------+------+ -| |Cell |Count | -+------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| -+------+-------+------+ - -Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 -Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 808.977 ; gain = 416.008 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.750 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 925.750 ; gain = 537.621 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.750 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1380.430 ; gain = 454.680 -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -WARNING: [IP_Flow 19-5475] Invalid IP Cache entry found. Please manually delete the directory 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip/2019.1/fdc8b3b6ee8afc45' -WARNING: [Coretcl 2-1488] Problem adding IP cache entry: -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.586 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_3_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:58 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.sh deleted file mode 100644 index c2e85d8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.jou deleted file mode 100644 index 3a2e73b..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:17 2021 -# Process ID: 11024 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_3.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_3.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.pb deleted file mode 100644 index bbf04c6..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.vivado.begin.rst deleted file mode 100644 index 015507c..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp deleted file mode 100644 index 3092973..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.tcl deleted file mode 100644 index ce86c6f..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_4 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_4]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_4 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_4_ Inverter_3lvl_P0N_3lvl_0_4.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_4_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_4_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_4.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_4] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_4_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_4.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_4_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_4]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_4 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_4]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_4 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.vds deleted file mode 100644 index 72c4476..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.vds +++ /dev/null @@ -1,274 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:17 2021 -# Process ID: 13240 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_4.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -Command: synth_design -top Inverter_3lvl_P0N_3lvl_0_4 -part xc7z020clg484-3 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 7672 ---------------------------------------------------------------------------------- -Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 575.129 ; gain = 182.785 ---------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76] -INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:109] -INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:154] -WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed. [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:155] -INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (1#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:61] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' (2#1) [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76] ---------------------------------------------------------------------------------- -Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 639.793 ; gain = 247.449 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7z020clg484-3 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 ---------------------------------------------------------------------------------- -INFO: [Device 21-403] Loading part xc7z020clg484-3 -INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ipshared/ada7/P0N_3lvl.vhd:98] -INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl' ---------------------------------------------------------------------------------------------------- - State | New Encoding | Previous Encoding ---------------------------------------------------------------------------------------------------- - closed | 0000001 | 000 - n | 0000010 | 110 - tech_closed | 0000100 | 001 - p | 0001000 | 101 - zero_p | 0010000 | 011 - zero | 0100000 | 010 - zero_n | 1000000 | 100 ---------------------------------------------------------------------------------------------------- -INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl' ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.793 ; gain = 247.449 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report -Module P0N_3lvl -Detailed RTL Component Info : -+---Registers : - 1 Bit Registers := 19 -+---Muxes : - 7 Input 7 Bit Muxes := 1 - 2 Input 7 Bit Muxes := 16 - 2 Input 1 Bit Muxes := 47 - 7 Input 1 Bit Muxes := 10 ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 220 (col length:60) -BRAMs: 280 (col length: RAMB18 60 RAMB36 30) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- -No constraint files found. ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 806.691 ; gain = 414.348 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ -No constraint files found. ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.012 ; gain = 420.668 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-------+------+ -| |Cell |Count | -+------+-------+------+ -|1 |CARRY4 | 36| -|2 |LUT1 | 4| -|3 |LUT2 | 7| -|4 |LUT3 | 4| -|5 |LUT4 | 108| -|6 |LUT5 | 7| -|7 |LUT6 | 23| -|8 |FDRE | 121| -|9 |FDSE | 1| -+------+-------+------+ - -Report Instance Areas: -+------+---------+---------+------+ -| |Instance |Module |Cells | -+------+---------+---------+------+ -|1 |top | | 311| -|2 | U0 |P0N_3lvl | 311| -+------+---------+---------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 2 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 -Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 813.207 ; gain = 420.863 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement -INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 930.840 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 930.840 ; gain = 543.824 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.840 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Timing 38-35] Done setting XDC timing constraints. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp' has been generated. -write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1388.254 ; gain = 457.414 -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Inverter_3lvl_P0N_3lvl_0_4, cache-ID = fdc8b3b6ee8afc45 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.293 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:49:58 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb deleted file mode 100644 index 8641ec5..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt deleted file mode 100644 index d8dbcdc..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt +++ /dev/null @@ -1,176 +0,0 @@ -Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------------------ -| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Fri Jun 11 07:49:57 2021 -| Host : STAS-W10 running 64-bit major release (build 9200) -| Command : report_utilization -file Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_4_utilization_synth.pb -| Design : Inverter_3lvl_P0N_3lvl_0_4 -| Device : 7z020clg484-3 -| Design State : Synthesized ------------------------------------------------------------------------------------------------------------------------------------------------ - -Utilization Design Information - -Table of Contents ------------------ -1. Slice Logic -1.1 Summary of Registers by Type -2. Memory -3. DSP -4. IO and GT Specific -5. Clocking -6. Specific Feature -7. Primitives -8. Black Boxes -9. Instantiated Netlists - -1. Slice Logic --------------- - -+-------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------------------+------+-------+-----------+-------+ -| Slice LUTs* | 96 | 0 | 53200 | 0.18 | -| LUT as Logic | 96 | 0 | 53200 | 0.18 | -| LUT as Memory | 0 | 0 | 17400 | 0.00 | -| Slice Registers | 122 | 0 | 106400 | 0.11 | -| Register as Flip Flop | 122 | 0 | 106400 | 0.11 | -| Register as Latch | 0 | 0 | 106400 | 0.00 | -| F7 Muxes | 0 | 0 | 26600 | 0.00 | -| F8 Muxes | 0 | 0 | 13300 | 0.00 | -+-------------------------+------+-------+-----------+-------+ -* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. - - -1.1 Summary of Registers by Type --------------------------------- - -+-------+--------------+-------------+--------------+ -| Total | Clock Enable | Synchronous | Asynchronous | -+-------+--------------+-------------+--------------+ -| 0 | _ | - | - | -| 0 | _ | - | Set | -| 0 | _ | - | Reset | -| 0 | _ | Set | - | -| 0 | _ | Reset | - | -| 0 | Yes | - | - | -| 0 | Yes | - | Set | -| 0 | Yes | - | Reset | -| 1 | Yes | Set | - | -| 121 | Yes | Reset | - | -+-------+--------------+-------------+--------------+ - - -2. Memory ---------- - -+----------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+----------------+------+-------+-----------+-------+ -| Block RAM Tile | 0 | 0 | 140 | 0.00 | -| RAMB36/FIFO* | 0 | 0 | 140 | 0.00 | -| RAMB18 | 0 | 0 | 280 | 0.00 | -+----------------+------+-------+-----------+-------+ -* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1 - - -3. DSP ------- - -+-----------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------+------+-------+-----------+-------+ -| DSPs | 0 | 0 | 220 | 0.00 | -+-----------+------+-------+-----------+-------+ - - -4. IO and GT Specific ---------------------- - -+-----------------------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-----------------------------+------+-------+-----------+-------+ -| Bonded IOB | 0 | 0 | 200 | 0.00 | -| Bonded IPADs | 0 | 0 | 2 | 0.00 | -| Bonded IOPADs | 0 | 0 | 130 | 0.00 | -| PHY_CONTROL | 0 | 0 | 4 | 0.00 | -| PHASER_REF | 0 | 0 | 4 | 0.00 | -| OUT_FIFO | 0 | 0 | 16 | 0.00 | -| IN_FIFO | 0 | 0 | 16 | 0.00 | -| IDELAYCTRL | 0 | 0 | 4 | 0.00 | -| IBUFDS | 0 | 0 | 192 | 0.00 | -| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 16 | 0.00 | -| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 16 | 0.00 | -| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 200 | 0.00 | -| ILOGIC | 0 | 0 | 200 | 0.00 | -| OLOGIC | 0 | 0 | 200 | 0.00 | -+-----------------------------+------+-------+-----------+-------+ - - -5. Clocking ------------ - -+------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+------------+------+-------+-----------+-------+ -| BUFGCTRL | 0 | 0 | 32 | 0.00 | -| BUFIO | 0 | 0 | 16 | 0.00 | -| MMCME2_ADV | 0 | 0 | 4 | 0.00 | -| PLLE2_ADV | 0 | 0 | 4 | 0.00 | -| BUFMRCE | 0 | 0 | 8 | 0.00 | -| BUFHCE | 0 | 0 | 72 | 0.00 | -| BUFR | 0 | 0 | 16 | 0.00 | -+------------+------+-------+-----------+-------+ - - -6. Specific Feature -------------------- - -+-------------+------+-------+-----------+-------+ -| Site Type | Used | Fixed | Available | Util% | -+-------------+------+-------+-----------+-------+ -| BSCANE2 | 0 | 0 | 4 | 0.00 | -| CAPTUREE2 | 0 | 0 | 1 | 0.00 | -| DNA_PORT | 0 | 0 | 1 | 0.00 | -| EFUSE_USR | 0 | 0 | 1 | 0.00 | -| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 | -| ICAPE2 | 0 | 0 | 2 | 0.00 | -| STARTUPE2 | 0 | 0 | 1 | 0.00 | -| XADC | 0 | 0 | 1 | 0.00 | -+-------------+------+-------+-----------+-------+ - - -7. Primitives -------------- - -+----------+------+---------------------+ -| Ref Name | Used | Functional Category | -+----------+------+---------------------+ -| FDRE | 121 | Flop & Latch | -| LUT4 | 108 | LUT | -| CARRY4 | 36 | CarryLogic | -| LUT6 | 23 | LUT | -| LUT5 | 7 | LUT | -| LUT2 | 7 | LUT | -| LUT3 | 4 | LUT | -| LUT1 | 4 | LUT | -| FDSE | 1 | Flop & Latch | -+----------+------+---------------------+ - - -8. Black Boxes --------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - -9. Instantiated Netlists ------------------------- - -+----------+------+ -| Ref Name | Used | -+----------+------+ - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/gen_run.xml deleted file mode 100644 index 53a3081..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/htr.txt deleted file mode 100644 index 370c149..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/project.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/project.wdf deleted file mode 100644 index 66cddab..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/project.wdf +++ /dev/null @@ -1,44 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3131:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3131:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f3136494e5f76315f305f345c496e7665727465725f336c766c5f4255535f3136494e5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f3136494e5f76315f305f345c496e7665727465725f336c766c5f4255535f3136494e5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c4255535f31364f55545f76315f305f335c496e7665727465725f336c766c5f4255535f31364f55545f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f32:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f33:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f34:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f305f35:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f315f30:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c50304e5f336c766c5f76315f305f345c496e7665727465725f336c766c5f50304e5f336c766c5f315f31:636f72655f636f6e7461696e6572:66616c7365:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:35:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:35:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3535323030373536376161373461663938353435666431303963343433336437:506172656e742050412070726f6a656374204944:00 -eof:2238049497 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/rundef.js deleted file mode 100644 index 3be9288..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.sh deleted file mode 100644 index 8b9a70b..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.jou deleted file mode 100644 index 961d4b8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:49:17 2021 -# Process ID: 13240 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_4.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/Inverter_3lvl_P0N_3lvl_0_4.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_4.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.pb deleted file mode 100644 index 5853376..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.vivado.begin.rst deleted file mode 100644 index d47567f..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.tcl deleted file mode 100644 index f174d93..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1 -new_name Inverter_3lvl_P0N_3lvl_0_5 -ip [get_ips Inverter_3lvl_P0N_3lvl_0_5]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_0_5 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_0_5_ Inverter_3lvl_P0N_3lvl_0_5.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_5_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_5_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_0_5.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_0_5] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_0_5_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_0_5.dcp -create_report "Inverter_3lvl_P0N_3lvl_0_5_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_0_5_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_0_5_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_5]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_5 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_5]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_0_5 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.vds deleted file mode 100644 index 8301604..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:12 2021 -# Process ID: 11572 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_5.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_5, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:17 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/gen_run.xml deleted file mode 100644 index e857a73..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/htr.txt deleted file mode 100644 index 4d253bb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/rundef.js deleted file mode 100644 index ca25bd8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.log deleted file mode 100644 index a1cc222..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_0_5.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_0_5, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:17 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.sh deleted file mode 100644 index c725804..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.jou deleted file mode 100644 index 7fe01cd..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:12 2021 -# Process ID: 11572 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_0_5.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_0_5.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.pb deleted file mode 100644 index 4f9a0f5..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.vivado.begin.rst deleted file mode 100644 index d41f8b8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.tcl deleted file mode 100644 index 620f42e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1 -new_name Inverter_3lvl_P0N_3lvl_1_0 -ip [get_ips Inverter_3lvl_P0N_3lvl_1_0]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_1_0 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_1_0_ Inverter_3lvl_P0N_3lvl_1_0.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_0_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_0_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_1_0.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_1_0] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_1_0_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_1_0.dcp -create_report "Inverter_3lvl_P0N_3lvl_1_0_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_1_0_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_1_0_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_0 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_0]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_0 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.vds deleted file mode 100644 index 9bc30f0..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 11260 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_1_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_1_0, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/gen_run.xml deleted file mode 100644 index f9ce13f..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/htr.txt deleted file mode 100644 index 7a79c2d..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/rundef.js deleted file mode 100644 index 90df737..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.log deleted file mode 100644 index 4953ac3..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_1_0.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_1_0, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.sh deleted file mode 100644 index 29e35db..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.jou deleted file mode 100644 index f25e468..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 11260 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_0.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_1_0.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.pb deleted file mode 100644 index 15b8bea..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.Vivado_Synthesis.queue.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.vivado.begin.rst deleted file mode 100644 index 9ca0723..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.vivado.end.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecb..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.tcl deleted file mode 100644 index 1c0e023..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.tcl +++ /dev/null @@ -1,167 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param project.vivado.isBlockSynthRun true -create_project -in_memory -part xc7z020clg484-3 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] -update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xci - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1 -new_name Inverter_3lvl_P0N_3lvl_1_1 -ip [get_ips Inverter_3lvl_P0N_3lvl_1_1]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top Inverter_3lvl_P0N_3lvl_1_1 -part xc7z020clg484-3 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix Inverter_3lvl_P0N_3lvl_1_1_ Inverter_3lvl_P0N_3lvl_1_1.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_1_stub.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_1_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl - lappend ipCachedFiles Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp Inverter_3lvl_P0N_3lvl_1_1.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips Inverter_3lvl_P0N_3lvl_1_1] -} - -rename_ref -prefix_all Inverter_3lvl_P0N_3lvl_1_1_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef Inverter_3lvl_P0N_3lvl_1_1.dcp -create_report "Inverter_3lvl_P0N_3lvl_1_1_synth_1_synth_report_utilization_0" "report_utilization -file Inverter_3lvl_P0N_3lvl_1_1_utilization_synth.rpt -pb Inverter_3lvl_P0N_3lvl_1_1_utilization_synth.pb" - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - write_verilog -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -if { [catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.dcp D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.dcp -} _RESULT ] } { - send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." - error "ERROR: Unable to successfully create or copy the sub-design checkpoint file." -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - file rename -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -}; # end if cached_ip - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_1]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_1 - } -} - -if {[file isdir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_1]} { - catch { - file copy -force D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ip/Inverter_3lvl_P0N_3lvl_1_1 - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.vds deleted file mode 100644 index a369e69..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.vds +++ /dev/null @@ -1,18 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 12956 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_1_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_1_1.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_1_1, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/__synthesis_is_complete__ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29..0000000 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/gen_run.xml deleted file mode 100644 index 8f6c6c9..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/gen_run.xml +++ /dev/null @@ -1,54 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Vivado Synthesis Defaults - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/htr.txt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/htr.txt deleted file mode 100644 index f6de376..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log Inverter_3lvl_P0N_3lvl_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/rundef.js b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/rundef.js deleted file mode 100644 index 151c7d5..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;D:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log Inverter_3lvl_P0N_3lvl_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.bat b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.bat deleted file mode 100644 index 1760626..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.log deleted file mode 100644 index 2a92916..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.log +++ /dev/null @@ -1,17 +0,0 @@ - -*** Running vivado - with args -log Inverter_3lvl_P0N_3lvl_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl - - -****** Vivado v2019.1 (64-bit) - **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 - **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - -source Inverter_3lvl_P0N_3lvl_1_1.tcl -notrace -INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1'.) -INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. -INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Inverter_3lvl_P0N_3lvl_1_1, cache-ID = fdc8b3b6ee8afc45. -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:09 2021... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.sh deleted file mode 100644 index 9a50ae2..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin -else - PATH=D:/Xilinx/SDK/2019.1/bin;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:D:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log Inverter_3lvl_P0N_3lvl_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.jou deleted file mode 100644 index 824e7b8..0000000 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.jou +++ /dev/null @@ -1,12 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1 (64-bit) -# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 -# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:03 2021 -# Process ID: 12956 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1 -# Command line: vivado.exe -log Inverter_3lvl_P0N_3lvl_1_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_P0N_3lvl_1_1.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1\vivado.jou -#----------------------------------------------------------- -source Inverter_3lvl_P0N_3lvl_1_1.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.pb deleted file mode 100644 index fd3f603..0000000 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/vivado.pb and /dev/null differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.vivado.begin.rst b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.vivado.begin.rst index f891e09..7c5620f 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.vivado.begin.rst +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.vivado.begin.rst @@ -1,5 +1,5 @@ - + diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp index 04fed5e..04e4a2a 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.tcl b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.tcl index 5d18b1f..05e4746 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.tcl +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.tcl @@ -23,17 +23,17 @@ set_param project.singleFileAddWarning.threshold 0 set_param project.compositeFile.enableAutoGeneration 0 set_param synth.vivado.isSynthRun true set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] -set_property parent.project_path D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] +set_property webtalk.parent_dir D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.cache/wt [current_project] +set_property parent.project_path D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.xpr [current_project] set_property default_lib xil_defaultlib [current_project] set_property target_language VHDL [current_project] -set_property ip_repo_paths d:/GITEA/UPzynq20_test/IP [current_project] +set_property ip_repo_paths d:/GITEA/GitHub/ES/IP_cores [current_project] update_ip_catalog -set_property ip_output_repo d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] +set_property ip_output_repo d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.cache/ip [current_project] set_property ip_cache_permissions {read write} [current_project] -read_vhdl -library xil_defaultlib D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd -add_files D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd -set_property used_in_implementation false [get_files -all D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl_ooc.xdc] +read_vhdl -library xil_defaultlib D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd +add_files D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd +set_property used_in_implementation false [get_files -all D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl_ooc.xdc] # Mark all dcp files as not used in implementation to prevent them from being # stitched into the results of this synthesis run. Any black boxes in the diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds index 64f7cc5..ce7e638 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds @@ -2,17 +2,17 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:20 2021 -# Process ID: 1640 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1 +# Start of session at: Wed May 3 11:44:56 2023 +# Process ID: 9860 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1 # Command line: vivado.exe -log Inverter_3lvl_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_wrapper.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1\vivado.jou #----------------------------------------------------------- source Inverter_3lvl_wrapper.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top Inverter_3lvl_wrapper -part xc7z020clg484-3 Starting synth_design @@ -20,43 +20,43 @@ Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Device 21-403] Loading part xc7z020clg484-3 INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 2984 +INFO: Helper process launched with PID 1824 --------------------------------------------------------------------------------- -Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 833.910 ; gain = 178.008 +Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 835.906 ; gain = 178.555 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] -INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:55] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:5' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:416] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:5' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:436] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:5' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:456] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:5' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:477] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:5' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:498] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:5' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:519] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:5' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:537] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:5' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:555] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:5' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:573] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:5' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:591] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:5' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:609] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:5' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:627] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:5' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:645] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:26] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (1#1) [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (2#1) [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] +INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:55] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:5' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:416] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:5' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:436] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:5' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:456] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:5' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:477] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:5' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:498] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:5' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:519] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:5' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:537] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:5' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:555] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:5' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:573] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:5' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:591] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:5' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:609] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:5' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:627] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:5' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:645] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:26] +INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (1#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] +INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (2#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] --------------------------------------------------------------------------------- -Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- Report Check Netlist: @@ -69,59 +69,59 @@ Report Check Netlist: Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- INFO: [Project 1-570] Preparing netlist for logic optimization Processing XDC Constraints Initializing timing engine -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' -Parsing XDC File [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] -Finished Parsing XDC File [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' +Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] +Finished Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] Completed Processing XDC Constraints -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.715 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.074 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. -Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 983.715 ; gain = 0.000 +Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 983.074 ; gain = 0.000 --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints @@ -141,10 +141,10 @@ Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_0. (constra Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_1. (constraint file auto generated constraint, line ). Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_2. (constraint file auto generated constraint, line ). --------------------------------------------------------------------------------- -Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -180,7 +180,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -192,13 +192,13 @@ Report RTL Partitions: Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -210,7 +210,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 985.117 ; gain = 327.766 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -234,7 +234,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Report Check Netlist: @@ -247,7 +247,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -259,25 +259,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -331,25 +331,25 @@ Report Instance Areas: |2 | Inverter_3lvl_i |Inverter_3lvl | 120| +------+------------------+--------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 997.234 ; gain = 256.160 -Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.926 ; gain = 260.613 +Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.742 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis 43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1016.742 ; gain = 629.863 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.742 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1012.535 ; gain = 623.469 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_wrapper_utilization_synth.rpt -pb Inverter_3lvl_wrapper_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:55 2021... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:45:29 2023... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper_utilization_synth.rpt b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper_utilization_synth.rpt index ce8b9db..a383a2f 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper_utilization_synth.rpt +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper_utilization_synth.rpt @@ -1,7 +1,7 @@ Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. ------------------------------------------------------------------------------------------------------------------------------------- | Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -| Date : Fri Jun 11 07:50:55 2021 +| Date : Wed May 3 11:45:29 2023 | Host : STAS-W10 running 64-bit major release (build 9200) | Command : report_utilization -file Inverter_3lvl_wrapper_utilization_synth.rpt -pb Inverter_3lvl_wrapper_utilization_synth.pb | Design : Inverter_3lvl_wrapper diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/gen_run.xml b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/gen_run.xml index 48610b8..12b82a8 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/gen_run.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/gen_run.xml @@ -1,5 +1,5 @@ - + @@ -49,14 +49,4 @@ - - - - - - - - - - diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/project.wdf b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/project.wdf index 22769b2..7a290ea 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/project.wdf +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/project.wdf @@ -6,8 +6,8 @@ version:1 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3131:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3131:00:00 +70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00 +70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00 @@ -41,4 +41,4 @@ version:1 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:36:00:00 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:36:00:00 5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3535323030373536376161373461663938353435666431303963343433336437:506172656e742050412070726f6a656374204944:00 -eof:1822582040 +eof:2475748161 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log index 6fa3d81..b17b992 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log @@ -10,8 +10,8 @@ source Inverter_3lvl_wrapper.tcl -notrace INFO: [IP_Flow 19-234] Refreshing IP repositories -INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'. -WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1'.) +INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'. +WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1'.) INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'. Command: synth_design -top Inverter_3lvl_wrapper -part xc7z020clg484-3 Starting synth_design @@ -19,43 +19,43 @@ Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' INFO: [Device 21-403] Loading part xc7z020clg484-3 INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 2984 +INFO: Helper process launched with PID 1824 --------------------------------------------------------------------------------- -Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 833.910 ; gain = 178.008 +Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 835.906 ; gain = 178.555 --------------------------------------------------------------------------------- -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] -INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:55] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:5' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:416] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:5' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:436] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:28] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:5' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:456] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:5' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:477] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:5' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:498] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:29] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:5' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:519] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:5' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:537] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:5' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:555] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:5' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:573] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:5' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:591] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:5' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:609] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:5' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:627] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:26] -INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:5' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:645] -INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-1640-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:26] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (1#1) [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] -INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (2#1) [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] +INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:55] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:5' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:416] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:5' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:436] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:28] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:5' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:456] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:5' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:477] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:5' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:498] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:29] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:5' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:519] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:5' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:537] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:5' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:555] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:5' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:573] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:5' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:591] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:5' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:609] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:5' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:627] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:26] +INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:5' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:645] +INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:26] +INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (1#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38] +INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (2#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34] --------------------------------------------------------------------------------- -Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- Report Check Netlist: @@ -68,59 +68,59 @@ Report Check Netlist: Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.543 ; gain = 242.641 +Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762 --------------------------------------------------------------------------------- INFO: [Project 1-570] Preparing netlist for logic optimization Processing XDC Constraints Initializing timing engine -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' -Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' -Finished Parsing XDC File [d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' -Parsing XDC File [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] -Finished Parsing XDC File [D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1' +Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' +Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2' +Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] +Finished Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc] Completed Processing XDC Constraints -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.715 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.074 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. -Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 983.715 ; gain = 0.000 +Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 983.074 ; gain = 0.000 --------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7z020clg484-3 --------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints @@ -140,10 +140,10 @@ Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_0. (constra Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_1. (constraint file auto generated constraint, line ). Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_2. (constraint file auto generated constraint, line ). --------------------------------------------------------------------------------- -Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -179,7 +179,7 @@ Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- Warning: Parallel synthesis criteria is not met --------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -191,13 +191,13 @@ Report RTL Partitions: Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -209,7 +209,7 @@ Report RTL Partitions: Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 983.715 ; gain = 327.813 +Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 985.117 ; gain = 327.766 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -233,7 +233,7 @@ Start Final Netlist Cleanup Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Report Check Netlist: @@ -246,7 +246,7 @@ Report Check Netlist: Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Report RTL Partitions: @@ -258,25 +258,25 @@ Report RTL Partitions: Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report @@ -330,25 +330,25 @@ Report Instance Areas: |2 | Inverter_3lvl_i |Inverter_3lvl | 120| +------+------------------+--------------+------+ --------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 997.234 ; gain = 256.160 -Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.234 ; gain = 341.332 +Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.926 ; gain = 260.613 +Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574 INFO: [Project 1-571] Translating synthesized netlist INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.742 ; gain = 0.000 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. INFO: [Common 17-83] Releasing license: Synthesis 43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully -synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1016.742 ; gain = 629.863 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.742 ; gain = 0.000 +synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1012.535 ; gain = 623.469 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000 WARNING: [Constraints 18-5210] No constraints selected for write. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp' has been generated. +INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp' has been generated. INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_wrapper_utilization_synth.rpt -pb Inverter_3lvl_wrapper_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:50:55 2021... +INFO: [Common 17-206] Exiting Vivado at Wed May 3 11:45:29 2023... diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.sh b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.sh index 45f2311..1c53916 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.sh +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.sh @@ -24,7 +24,7 @@ else fi export LD_LIBRARY_PATH -HD_PWD='D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1' +HD_PWD='D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1' cd "$HD_PWD" HD_LOG=runme.log diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.jou b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.jou index 46d5e0a..7f77bd3 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.jou +++ b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.jou @@ -2,11 +2,11 @@ # Vivado v2019.1 (64-bit) # SW Build 2552052 on Fri May 24 14:49:42 MDT 2019 # IP Build 2548770 on Fri May 24 18:01:18 MDT 2019 -# Start of session at: Fri Jun 11 07:50:20 2021 -# Process ID: 1640 -# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1 +# Start of session at: Wed May 3 11:44:56 2023 +# Process ID: 9860 +# Current directory: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1 # Command line: vivado.exe -log Inverter_3lvl_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_wrapper.tcl -# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds -# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1\vivado.jou +# Log file: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.vds +# Journal file: D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1\vivado.jou #----------------------------------------------------------- source Inverter_3lvl_wrapper.tcl -notrace diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.pb b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.pb index 5131d11..dcd3603 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.pb and b/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/vivado.pb differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/component.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/component.xml index 0514e51..1865ab9 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/component.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/component.xml @@ -51,7 +51,7 @@ viewChecksum - fe81ab1b + 1c805ed8 @@ -82,7 +82,7 @@ viewChecksum - 2d3780d6 + 1010cca7 @@ -343,54 +343,9 @@ xilinx_anylanguagesynthesis_view_fileset - Inverter_3lvl_ooc.xdc - xdc - SCOPED_TO_REF_Inverter_3lvl - USED_IN_out_of_context - - - ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xci + ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xci xci + CELL_NAME_P0N_3lvl_0 processing_order early @@ -399,14 +354,97 @@ ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xci xci + CELL_NAME_P0N_3lvl_1 processing_order early - ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xci + ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xci xci + CELL_NAME_P0N_3lvl_2 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xci + xci + CELL_NAME_P0N_3lvl_3 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xci + xci + CELL_NAME_P0N_3lvl_4 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xci + xci + CELL_NAME_P0N_3lvl_5 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xci + xci + CELL_NAME_P0N_3lvl_6 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xci + xci + CELL_NAME_P0N_3lvl_7 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xci + xci + CELL_NAME_BUS_16IN_0 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xci + xci + CELL_NAME_BUS_16IN_1 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xci + xci + CELL_NAME_BUS_16OUT_0 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xci + xci + CELL_NAME_BUS_16OUT_1 processing_order early @@ -415,31 +453,34 @@ ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xci xci + CELL_NAME_BUS_16OUT_2 + + processing_order + early + - ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xci - xci - - - ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xci - xci - - - ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xci - xci - - - ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xci - xci - - - sim/Inverter_3lvl.vhd + synth/Inverter_3lvl.vhd vhdlSource + + processing_order + early + + + + Inverter_3lvl_ooc.xdc + xdc + SCOPED_TO_REF_Inverter_3lvl + USED_IN_out_of_context + + processing_order + early + hdl/Inverter_3lvl_wrapper.vhd vhdlSource - CHECKSUM_15864d9a + CHECKSUM_77abda73 @@ -495,48 +536,9 @@ xilinx_anylanguagebehavioralsimulation_view_fileset - ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xci - xci - - processing_order - early - - - - ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xci + ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xci xci + CELL_NAME_P0N_3lvl_0 processing_order early @@ -545,14 +547,97 @@ ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xci xci + CELL_NAME_P0N_3lvl_1 processing_order early - ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xci + ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xci xci + CELL_NAME_P0N_3lvl_2 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xci + xci + CELL_NAME_P0N_3lvl_3 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xci + xci + CELL_NAME_P0N_3lvl_4 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xci + xci + CELL_NAME_P0N_3lvl_5 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xci + xci + CELL_NAME_P0N_3lvl_6 + + processing_order + early + + + + ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xci + xci + CELL_NAME_P0N_3lvl_7 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xci + xci + CELL_NAME_BUS_16IN_0 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xci + xci + CELL_NAME_BUS_16IN_1 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xci + xci + CELL_NAME_BUS_16OUT_0 + + processing_order + early + + + + ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xci + xci + CELL_NAME_BUS_16OUT_1 processing_order early @@ -561,30 +646,27 @@ ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xci xci - - - ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xci - xci - - - ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xci - xci - - - ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xci - xci - - - ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xci - xci + CELL_NAME_BUS_16OUT_2 + + processing_order + early + sim/Inverter_3lvl.vhd vhdlSource + + processing_order + early + sim/Inverter_3lvl.protoinst unknown + + processing_order + early + hdl/Inverter_3lvl_wrapper.vhd @@ -661,7 +743,8 @@ - zynq + zynq + artix7 /UserIP @@ -670,8 +753,8 @@ package_project S7DNRJ https://ssevendenergy.com - 8 - 2021-06-10T13:43:06Z + 9 + 2023-05-03T08:45:48Z d:/projects/ip/lib/inverter_3lvl/inverter_3lvl.srcs/sources_1/bd/inverter_3lvl d:/projects/ip/lib/inverter_3lvl/inverter_3lvl.srcs/sources_1/bd/inverter_3lvl @@ -745,13 +828,44 @@ d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl d:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl + d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/inverter_3lvl 2019.1 - - + + diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.dcp new file mode 100644 index 0000000..34d50dd Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xml index 8ad8454..9c3bf49 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:ae7942a4 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_BUS_16IN_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + BUS_16IN_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v new file mode 100644 index 0000000..3e72021 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_BUS_16IN_0_0 -prefix +// Inverter_3lvl_BUS_16IN_0_0_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v +// Design : Inverter_3lvl_BUS_16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_BUS_16IN_0_0,BUS_16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BUS_16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_BUS_16IN_0_0 + (BusBlock16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]BusBlock16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]BusBlock16IN; + + assign Out0 = BusBlock16IN[0]; + assign Out1 = BusBlock16IN[1]; + assign Out10 = BusBlock16IN[10]; + assign Out11 = BusBlock16IN[11]; + assign Out12 = BusBlock16IN[12]; + assign Out13 = BusBlock16IN[13]; + assign Out14 = BusBlock16IN[14]; + assign Out15 = BusBlock16IN[15]; + assign Out2 = BusBlock16IN[2]; + assign Out3 = BusBlock16IN[3]; + assign Out4 = BusBlock16IN[4]; + assign Out5 = BusBlock16IN[5]; + assign Out6 = BusBlock16IN[6]; + assign Out7 = BusBlock16IN[7]; + assign Out8 = BusBlock16IN[8]; + assign Out9 = BusBlock16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..70c4638 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_BUS_16IN_0_0 -prefix +-- Inverter_3lvl_BUS_16IN_0_0_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl +-- Design : Inverter_3lvl_BUS_16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16IN_0_0 is + port ( + BusBlock16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_BUS_16IN_0_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_BUS_16IN_0_0 : entity is "Inverter_3lvl_BUS_16IN_0_0,BUS_16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_BUS_16IN_0_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_BUS_16IN_0_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_BUS_16IN_0_0 : entity is "BUS_16IN,Vivado 2019.1"; +end Inverter_3lvl_BUS_16IN_0_0; + +architecture STRUCTURE of Inverter_3lvl_BUS_16IN_0_0 is + signal \^busblock16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^busblock16in\(0); + Out1 <= \^busblock16in\(1); + Out10 <= \^busblock16in\(10); + Out11 <= \^busblock16in\(11); + Out12 <= \^busblock16in\(12); + Out13 <= \^busblock16in\(13); + Out14 <= \^busblock16in\(14); + Out15 <= \^busblock16in\(15); + Out2 <= \^busblock16in\(2); + Out3 <= \^busblock16in\(3); + Out4 <= \^busblock16in\(4); + Out5 <= \^busblock16in\(5); + Out6 <= \^busblock16in\(6); + Out7 <= \^busblock16in\(7); + Out8 <= \^busblock16in\(8); + Out9 <= \^busblock16in\(9); + \^busblock16in\(15 downto 0) <= BusBlock16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v new file mode 100644 index 0000000..b9ba4c4 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16IN_0_0 -prefix +// Inverter_3lvl_BUS_16IN_0_0_ Inverter_3lvl_BUS_16IN_0_0_stub.v +// Design : Inverter_3lvl_BUS_16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BUS_16IN,Vivado 2019.1" *) +module Inverter_3lvl_BUS_16IN_0_0(BusBlock16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, + Out7, Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="BusBlock16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]BusBlock16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl new file mode 100644 index 0000000..ed984c8 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16IN_0_0 -prefix +-- Inverter_3lvl_BUS_16IN_0_0_ Inverter_3lvl_BUS_16IN_0_0_stub.vhdl +-- Design : Inverter_3lvl_BUS_16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_BUS_16IN_0_0 is + Port ( + BusBlock16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end Inverter_3lvl_BUS_16IN_0_0; + +architecture stub of Inverter_3lvl_BUS_16IN_0_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "BusBlock16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BUS_16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.dcp similarity index 97% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.dcp index 72d3758..7e6c3f5 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/Inverter_3lvl_BUS_16IN_1_0.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xml index d190784..d8bb4a8 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:cd8310d7 + + + @@ -355,6 +373,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_BUS_16IN_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_BUS_16IN_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + BUS_16IN_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v new file mode 100644 index 0000000..f8efa2c --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.v @@ -0,0 +1,142 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_BUS_16IN_1_0 -prefix +// Inverter_3lvl_BUS_16IN_1_0_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.v +// Design : Inverter_3lvl_BUS_16IN_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_BUS_16IN_0_0,BUS_16IN,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BUS_16IN,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_BUS_16IN_1_0 + (BusBlock16IN, + Out0, + Out1, + Out2, + Out3, + Out4, + Out5, + Out6, + Out7, + Out8, + Out9, + Out10, + Out11, + Out12, + Out13, + Out14, + Out15); + input [15:0]BusBlock16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; + + wire [15:0]BusBlock16IN; + + assign Out0 = BusBlock16IN[0]; + assign Out1 = BusBlock16IN[1]; + assign Out10 = BusBlock16IN[10]; + assign Out11 = BusBlock16IN[11]; + assign Out12 = BusBlock16IN[12]; + assign Out13 = BusBlock16IN[13]; + assign Out14 = BusBlock16IN[14]; + assign Out15 = BusBlock16IN[15]; + assign Out2 = BusBlock16IN[2]; + assign Out3 = BusBlock16IN[3]; + assign Out4 = BusBlock16IN[4]; + assign Out5 = BusBlock16IN[5]; + assign Out6 = BusBlock16IN[6]; + assign Out7 = BusBlock16IN[7]; + assign Out8 = BusBlock16IN[8]; + assign Out9 = BusBlock16IN[9]; +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..57b6015 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_sim_netlist.vhdl @@ -0,0 +1,69 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_BUS_16IN_1_0 -prefix +-- Inverter_3lvl_BUS_16IN_1_0_ Inverter_3lvl_BUS_16IN_0_0_sim_netlist.vhdl +-- Design : Inverter_3lvl_BUS_16IN_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16IN_1_0 is + port ( + BusBlock16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_BUS_16IN_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_BUS_16IN_1_0 : entity is "Inverter_3lvl_BUS_16IN_0_0,BUS_16IN,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_BUS_16IN_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_BUS_16IN_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_BUS_16IN_1_0 : entity is "BUS_16IN,Vivado 2019.1"; +end Inverter_3lvl_BUS_16IN_1_0; + +architecture STRUCTURE of Inverter_3lvl_BUS_16IN_1_0 is + signal \^busblock16in\ : STD_LOGIC_VECTOR ( 15 downto 0 ); +begin + Out0 <= \^busblock16in\(0); + Out1 <= \^busblock16in\(1); + Out10 <= \^busblock16in\(10); + Out11 <= \^busblock16in\(11); + Out12 <= \^busblock16in\(12); + Out13 <= \^busblock16in\(13); + Out14 <= \^busblock16in\(14); + Out15 <= \^busblock16in\(15); + Out2 <= \^busblock16in\(2); + Out3 <= \^busblock16in\(3); + Out4 <= \^busblock16in\(4); + Out5 <= \^busblock16in\(5); + Out6 <= \^busblock16in\(6); + Out7 <= \^busblock16in\(7); + Out8 <= \^busblock16in\(8); + Out9 <= \^busblock16in\(9); + \^busblock16in\(15 downto 0) <= BusBlock16IN(15 downto 0); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v new file mode 100644 index 0000000..39e7bae --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.v @@ -0,0 +1,37 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16IN_1_0 -prefix +// Inverter_3lvl_BUS_16IN_1_0_ Inverter_3lvl_BUS_16IN_0_0_stub.v +// Design : Inverter_3lvl_BUS_16IN_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BUS_16IN,Vivado 2019.1" *) +module Inverter_3lvl_BUS_16IN_1_0(BusBlock16IN, Out0, Out1, Out2, Out3, Out4, Out5, Out6, + Out7, Out8, Out9, Out10, Out11, Out12, Out13, Out14, Out15) +/* synthesis syn_black_box black_box_pad_pin="BusBlock16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15" */; + input [15:0]BusBlock16IN; + output Out0; + output Out1; + output Out2; + output Out3; + output Out4; + output Out5; + output Out6; + output Out7; + output Out8; + output Out9; + output Out10; + output Out11; + output Out12; + output Out13; + output Out14; + output Out15; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl new file mode 100644 index 0000000..52849d6 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl @@ -0,0 +1,46 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16IN_1_0 -prefix +-- Inverter_3lvl_BUS_16IN_1_0_ Inverter_3lvl_BUS_16IN_0_0_stub.vhdl +-- Design : Inverter_3lvl_BUS_16IN_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_BUS_16IN_1_0 is + Port ( + BusBlock16IN : in STD_LOGIC_VECTOR ( 15 downto 0 ); + Out0 : out STD_LOGIC; + Out1 : out STD_LOGIC; + Out2 : out STD_LOGIC; + Out3 : out STD_LOGIC; + Out4 : out STD_LOGIC; + Out5 : out STD_LOGIC; + Out6 : out STD_LOGIC; + Out7 : out STD_LOGIC; + Out8 : out STD_LOGIC; + Out9 : out STD_LOGIC; + Out10 : out STD_LOGIC; + Out11 : out STD_LOGIC; + Out12 : out STD_LOGIC; + Out13 : out STD_LOGIC; + Out14 : out STD_LOGIC; + Out15 : out STD_LOGIC + ); + +end Inverter_3lvl_BUS_16IN_1_0; + +architecture stub of Inverter_3lvl_BUS_16IN_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "BusBlock16IN[15:0],Out0,Out1,Out2,Out3,Out4,Out5,Out6,Out7,Out8,Out9,Out10,Out11,Out12,Out13,Out14,Out15"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BUS_16IN,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.dcp new file mode 100644 index 0000000..4adce7b Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xml index 0906961..8cba357 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:9e478f74 + + + @@ -375,6 +393,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_BUS_16OUT_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + BUS_16OUT_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v new file mode 100644 index 0000000..ba1761b --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_0_0 -prefix +// Inverter_3lvl_BUS_16OUT_0_0_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT + (BusBlock16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]BusBlock16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(BusBlock16OUT[0])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(BusBlock16OUT[10])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(BusBlock16OUT[11])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(BusBlock16OUT[12])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(BusBlock16OUT[13])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(BusBlock16OUT[14])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(BusBlock16OUT[15])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(BusBlock16OUT[1])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(BusBlock16OUT[2])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(BusBlock16OUT[3])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(BusBlock16OUT[4])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(BusBlock16OUT[5])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(BusBlock16OUT[6])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(BusBlock16OUT[7])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(BusBlock16OUT[8])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(BusBlock16OUT[9])); +endmodule + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_BUS_16OUT_0_0 + (BusBlock16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT U0 + (.BusBlock16OUT(BusBlock16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl new file mode 100644 index 0000000..d002edb --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_0_0 -prefix +-- Inverter_3lvl_BUS_16OUT_0_0_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT is +begin +\BusBlock16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => BusBlock16OUT(0) + ); +\BusBlock16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => BusBlock16OUT(10) + ); +\BusBlock16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => BusBlock16OUT(11) + ); +\BusBlock16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => BusBlock16OUT(12) + ); +\BusBlock16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => BusBlock16OUT(13) + ); +\BusBlock16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => BusBlock16OUT(14) + ); +\BusBlock16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => BusBlock16OUT(15) + ); +\BusBlock16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => BusBlock16OUT(1) + ); +\BusBlock16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => BusBlock16OUT(2) + ); +\BusBlock16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => BusBlock16OUT(3) + ); +\BusBlock16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => BusBlock16OUT(4) + ); +\BusBlock16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => BusBlock16OUT(5) + ); +\BusBlock16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => BusBlock16OUT(6) + ); +\BusBlock16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => BusBlock16OUT(7) + ); +\BusBlock16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => BusBlock16OUT(8) + ); +\BusBlock16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => BusBlock16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_0_0 is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_BUS_16OUT_0_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_BUS_16OUT_0_0 : entity is "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_BUS_16OUT_0_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_BUS_16OUT_0_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_BUS_16OUT_0_0 : entity is "BUS_16OUT,Vivado 2019.1"; +end Inverter_3lvl_BUS_16OUT_0_0; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_0_0 is +begin +U0: entity work.Inverter_3lvl_BUS_16OUT_0_0_BUS_16OUT + port map ( + BusBlock16OUT(15 downto 0) => BusBlock16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.v new file mode 100644 index 0000000..a7c82f8 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_0_0 -prefix +// Inverter_3lvl_BUS_16OUT_0_0_ Inverter_3lvl_BUS_16OUT_0_0_stub.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +module Inverter_3lvl_BUS_16OUT_0_0(BusBlock16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, + In9, In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl new file mode 100644 index 0000000..1368a05 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_0_0 -prefix +-- Inverter_3lvl_BUS_16OUT_0_0_ Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_BUS_16OUT_0_0 is + Port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end Inverter_3lvl_BUS_16OUT_0_0; + +architecture stub of Inverter_3lvl_BUS_16OUT_0_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BUS_16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.dcp new file mode 100644 index 0000000..7e9a6e6 Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xml index 34b87f6..873d15c 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:f36a0e0b + + + @@ -375,6 +393,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_BUS_16OUT_0_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + BUS_16OUT_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.v new file mode 100644 index 0000000..18e6a07 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_0_1 -prefix +// Inverter_3lvl_BUS_16OUT_0_1_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT + (BusBlock16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]BusBlock16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(BusBlock16OUT[0])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(BusBlock16OUT[10])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(BusBlock16OUT[11])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(BusBlock16OUT[12])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(BusBlock16OUT[13])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(BusBlock16OUT[14])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(BusBlock16OUT[15])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(BusBlock16OUT[1])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(BusBlock16OUT[2])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(BusBlock16OUT[3])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(BusBlock16OUT[4])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(BusBlock16OUT[5])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(BusBlock16OUT[6])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(BusBlock16OUT[7])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(BusBlock16OUT[8])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(BusBlock16OUT[9])); +endmodule + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_BUS_16OUT_0_1 + (BusBlock16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT U0 + (.BusBlock16OUT(BusBlock16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.vhdl new file mode 100644 index 0000000..5c7c0a1 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_0_1 -prefix +-- Inverter_3lvl_BUS_16OUT_0_1_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT is +begin +\BusBlock16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => BusBlock16OUT(0) + ); +\BusBlock16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => BusBlock16OUT(10) + ); +\BusBlock16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => BusBlock16OUT(11) + ); +\BusBlock16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => BusBlock16OUT(12) + ); +\BusBlock16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => BusBlock16OUT(13) + ); +\BusBlock16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => BusBlock16OUT(14) + ); +\BusBlock16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => BusBlock16OUT(15) + ); +\BusBlock16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => BusBlock16OUT(1) + ); +\BusBlock16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => BusBlock16OUT(2) + ); +\BusBlock16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => BusBlock16OUT(3) + ); +\BusBlock16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => BusBlock16OUT(4) + ); +\BusBlock16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => BusBlock16OUT(5) + ); +\BusBlock16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => BusBlock16OUT(6) + ); +\BusBlock16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => BusBlock16OUT(7) + ); +\BusBlock16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => BusBlock16OUT(8) + ); +\BusBlock16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => BusBlock16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_0_1 is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_BUS_16OUT_0_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_BUS_16OUT_0_1 : entity is "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_BUS_16OUT_0_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_BUS_16OUT_0_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_BUS_16OUT_0_1 : entity is "BUS_16OUT,Vivado 2019.1"; +end Inverter_3lvl_BUS_16OUT_0_1; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_0_1 is +begin +U0: entity work.Inverter_3lvl_BUS_16OUT_0_1_BUS_16OUT + port map ( + BusBlock16OUT(15 downto 0) => BusBlock16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.v new file mode 100644 index 0000000..4ec9a39 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_0_1 -prefix +// Inverter_3lvl_BUS_16OUT_0_1_ Inverter_3lvl_BUS_16OUT_0_0_stub.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +module Inverter_3lvl_BUS_16OUT_0_1(BusBlock16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, + In9, In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl new file mode 100644 index 0000000..58de552 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_0_1 -prefix +-- Inverter_3lvl_BUS_16OUT_0_1_ Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_BUS_16OUT_0_1 is + Port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end Inverter_3lvl_BUS_16OUT_0_1; + +architecture stub of Inverter_3lvl_BUS_16OUT_0_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BUS_16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.dcp new file mode 100644 index 0000000..584fcfe Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xml index ce2298c..7e6c823 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0.xml @@ -95,6 +95,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:ac5f34d6 + + + @@ -375,6 +393,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_BUS_16OUT_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + BUS_16OUT_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.v new file mode 100644 index 0000000..aeaecc1 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.v @@ -0,0 +1,319 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_1_0 -prefix +// Inverter_3lvl_BUS_16OUT_1_0_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT + (BusBlock16OUT, + In0, + Mask, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15); + output [15:0]BusBlock16OUT; + input In0; + input [15:0]Mask; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[0]_INST_0 + (.I0(In0), + .I1(Mask[0]), + .O(BusBlock16OUT[0])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[10]_INST_0 + (.I0(In10), + .I1(Mask[10]), + .O(BusBlock16OUT[10])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[11]_INST_0 + (.I0(In11), + .I1(Mask[11]), + .O(BusBlock16OUT[11])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[12]_INST_0 + (.I0(In12), + .I1(Mask[12]), + .O(BusBlock16OUT[12])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[13]_INST_0 + (.I0(In13), + .I1(Mask[13]), + .O(BusBlock16OUT[13])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[14]_INST_0 + (.I0(In14), + .I1(Mask[14]), + .O(BusBlock16OUT[14])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[15]_INST_0 + (.I0(In15), + .I1(Mask[15]), + .O(BusBlock16OUT[15])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[1]_INST_0 + (.I0(In1), + .I1(Mask[1]), + .O(BusBlock16OUT[1])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[2]_INST_0 + (.I0(In2), + .I1(Mask[2]), + .O(BusBlock16OUT[2])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[3]_INST_0 + (.I0(In3), + .I1(Mask[3]), + .O(BusBlock16OUT[3])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[4]_INST_0 + (.I0(In4), + .I1(Mask[4]), + .O(BusBlock16OUT[4])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[5]_INST_0 + (.I0(In5), + .I1(Mask[5]), + .O(BusBlock16OUT[5])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[6]_INST_0 + (.I0(In6), + .I1(Mask[6]), + .O(BusBlock16OUT[6])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[7]_INST_0 + (.I0(In7), + .I1(Mask[7]), + .O(BusBlock16OUT[7])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[8]_INST_0 + (.I0(In8), + .I1(Mask[8]), + .O(BusBlock16OUT[8])); + LUT2 #( + .INIT(4'hE)) + \BusBlock16OUT[9]_INST_0 + (.I0(In9), + .I1(Mask[9]), + .O(BusBlock16OUT[9])); +endmodule + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_BUS_16OUT_1_0 + (BusBlock16OUT, + In0, + In1, + In2, + In3, + In4, + In5, + In6, + In7, + In8, + In9, + In10, + In11, + In12, + In13, + In14, + In15, + Mask); + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; + + wire [15:0]BusBlock16OUT; + wire In0; + wire In1; + wire In10; + wire In11; + wire In12; + wire In13; + wire In14; + wire In15; + wire In2; + wire In3; + wire In4; + wire In5; + wire In6; + wire In7; + wire In8; + wire In9; + wire [15:0]Mask; + + Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT U0 + (.BusBlock16OUT(BusBlock16OUT), + .In0(In0), + .In1(In1), + .In10(In10), + .In11(In11), + .In12(In12), + .In13(In13), + .In14(In14), + .In15(In15), + .In2(In2), + .In3(In3), + .In4(In4), + .In5(In5), + .In6(In6), + .In7(In7), + .In8(In8), + .In9(In9), + .Mask(Mask)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..f9633b5 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_sim_netlist.vhdl @@ -0,0 +1,247 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_BUS_16OUT_1_0 -prefix +-- Inverter_3lvl_BUS_16OUT_1_0_ Inverter_3lvl_BUS_16OUT_0_0_sim_netlist.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ); + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC + ); +end Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT is +begin +\BusBlock16OUT[0]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In0, + I1 => Mask(0), + O => BusBlock16OUT(0) + ); +\BusBlock16OUT[10]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In10, + I1 => Mask(10), + O => BusBlock16OUT(10) + ); +\BusBlock16OUT[11]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In11, + I1 => Mask(11), + O => BusBlock16OUT(11) + ); +\BusBlock16OUT[12]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In12, + I1 => Mask(12), + O => BusBlock16OUT(12) + ); +\BusBlock16OUT[13]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In13, + I1 => Mask(13), + O => BusBlock16OUT(13) + ); +\BusBlock16OUT[14]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In14, + I1 => Mask(14), + O => BusBlock16OUT(14) + ); +\BusBlock16OUT[15]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In15, + I1 => Mask(15), + O => BusBlock16OUT(15) + ); +\BusBlock16OUT[1]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In1, + I1 => Mask(1), + O => BusBlock16OUT(1) + ); +\BusBlock16OUT[2]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In2, + I1 => Mask(2), + O => BusBlock16OUT(2) + ); +\BusBlock16OUT[3]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In3, + I1 => Mask(3), + O => BusBlock16OUT(3) + ); +\BusBlock16OUT[4]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In4, + I1 => Mask(4), + O => BusBlock16OUT(4) + ); +\BusBlock16OUT[5]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In5, + I1 => Mask(5), + O => BusBlock16OUT(5) + ); +\BusBlock16OUT[6]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In6, + I1 => Mask(6), + O => BusBlock16OUT(6) + ); +\BusBlock16OUT[7]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In7, + I1 => Mask(7), + O => BusBlock16OUT(7) + ); +\BusBlock16OUT[8]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In8, + I1 => Mask(8), + O => BusBlock16OUT(8) + ); +\BusBlock16OUT[9]_INST_0\: unisim.vcomponents.LUT2 + generic map( + INIT => X"E" + ) + port map ( + I0 => In9, + I1 => Mask(9), + O => BusBlock16OUT(9) + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_BUS_16OUT_1_0 is + port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_BUS_16OUT_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_BUS_16OUT_1_0 : entity is "Inverter_3lvl_BUS_16OUT_0_0,BUS_16OUT,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_BUS_16OUT_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_BUS_16OUT_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_BUS_16OUT_1_0 : entity is "BUS_16OUT,Vivado 2019.1"; +end Inverter_3lvl_BUS_16OUT_1_0; + +architecture STRUCTURE of Inverter_3lvl_BUS_16OUT_1_0 is +begin +U0: entity work.Inverter_3lvl_BUS_16OUT_1_0_BUS_16OUT + port map ( + BusBlock16OUT(15 downto 0) => BusBlock16OUT(15 downto 0), + In0 => In0, + In1 => In1, + In10 => In10, + In11 => In11, + In12 => In12, + In13 => In13, + In14 => In14, + In15 => In15, + In2 => In2, + In3 => In3, + In4 => In4, + In5 => In5, + In6 => In6, + In7 => In7, + In8 => In8, + In9 => In9, + Mask(15 downto 0) => Mask(15 downto 0) + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.v new file mode 100644 index 0000000..8cf4a38 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.v @@ -0,0 +1,38 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Thu Jun 10 15:31:51 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_1_0 -prefix +// Inverter_3lvl_BUS_16OUT_1_0_ Inverter_3lvl_BUS_16OUT_0_0_stub.v +// Design : Inverter_3lvl_BUS_16OUT_0_0 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "BUS_16OUT,Vivado 2019.1" *) +module Inverter_3lvl_BUS_16OUT_1_0(BusBlock16OUT, In0, In1, In2, In3, In4, In5, In6, In7, In8, + In9, In10, In11, In12, In13, In14, In15, Mask) +/* synthesis syn_black_box black_box_pad_pin="BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]" */; + output [15:0]BusBlock16OUT; + input In0; + input In1; + input In2; + input In3; + input In4; + input In5; + input In6; + input In7; + input In8; + input In9; + input In10; + input In11; + input In12; + input In13; + input In14; + input In15; + input [15:0]Mask; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl new file mode 100644 index 0000000..0e658fb --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl @@ -0,0 +1,47 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Thu Jun 10 15:31:51 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_BUS_16OUT_1_0 -prefix +-- Inverter_3lvl_BUS_16OUT_1_0_ Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl +-- Design : Inverter_3lvl_BUS_16OUT_0_0 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_BUS_16OUT_1_0 is + Port ( + BusBlock16OUT : out STD_LOGIC_VECTOR ( 15 downto 0 ); + In0 : in STD_LOGIC; + In1 : in STD_LOGIC; + In2 : in STD_LOGIC; + In3 : in STD_LOGIC; + In4 : in STD_LOGIC; + In5 : in STD_LOGIC; + In6 : in STD_LOGIC; + In7 : in STD_LOGIC; + In8 : in STD_LOGIC; + In9 : in STD_LOGIC; + In10 : in STD_LOGIC; + In11 : in STD_LOGIC; + In12 : in STD_LOGIC; + In13 : in STD_LOGIC; + In14 : in STD_LOGIC; + In15 : in STD_LOGIC; + Mask : in STD_LOGIC_VECTOR ( 15 downto 0 ) + ); + +end Inverter_3lvl_BUS_16OUT_1_0; + +architecture stub of Inverter_3lvl_BUS_16OUT_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "BusBlock16OUT[15:0],In0,In1,In2,In3,In4,In5,In6,In7,In8,In9,In10,In11,In12,In13,In14,In15,Mask[15:0]"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "BUS_16OUT,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.dcp new file mode 100644 index 0000000..c9dd311 Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xml index 66f5273..e4bfd06 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:78cebd63 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v index f48dbf2..997c58f 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v @@ -1,21 +1,21 @@ // Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. // -------------------------------------------------------------------------------- // Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -// Date : Fri Jun 11 07:49:59 2021 +// Date : Fri Jun 11 07:49:57 2021 // Host : STAS-W10 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.v -// Design : Inverter_3lvl_P0N_3lvl_0_0 +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_0 -prefix +// Inverter_3lvl_P0N_3lvl_0_0_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 // Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified // or synthesized. This netlist cannot be used for SDF annotated simulation. // Device : xc7z020clg484-3 // -------------------------------------------------------------------------------- `timescale 1 ps / 1 ps -(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_0,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) (* x_core_info = "P0N_3lvl,Vivado 2019.1" *) (* NotValidForBitStream *) -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix +module Inverter_3lvl_P0N_3lvl_0_0 (externalCLK, ready, reset, @@ -63,7 +63,7 @@ module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix wire ready; wire reset; - decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl U0 + Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl U0 (.PWM_out_0(PWM_out_0), .PWM_out_1(PWM_out_1), .PWM_out_2(PWM_out_2), @@ -81,7 +81,7 @@ module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix .reset(reset)); endmodule -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl +module Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl (minTimeEr_reg_0, PWM_out_0, PWM_out_1, diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl index f7f2d23..d7c5ab5 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl @@ -1,11 +1,11 @@ -- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 --- Date : Fri Jun 11 07:49:59 2021 +-- Date : Fri Jun 11 07:49:57 2021 -- Host : STAS-W10 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix --- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_sim_netlist.vhdl --- Design : Inverter_3lvl_P0N_3lvl_0_0 +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_0 -prefix +-- Inverter_3lvl_P0N_3lvl_0_0_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z020clg484-3 @@ -14,7 +14,7 @@ library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is +entity Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl is port ( minTimeEr_reg_0 : out STD_LOGIC; PWM_out_0 : out STD_LOGIC; @@ -32,9 +32,9 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) ); -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl; +end Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl; -architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl is signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; @@ -4126,7 +4126,7 @@ library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +entity Inverter_3lvl_P0N_3lvl_0_0 is port ( externalCLK : in STD_LOGIC; ready : in STD_LOGIC; @@ -4145,24 +4145,24 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is PWM_out_3 : out STD_LOGIC ); attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_0 : entity is true; attribute CHECK_LICENSE_TYPE : string; - attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Inverter_3lvl_P0N_3lvl_0_0,P0N_3lvl,{}"; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_0 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; attribute downgradeipidentifiedwarnings : string; - attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_0 : entity is "yes"; attribute ip_definition_source : string; - attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project"; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_0 : entity is "package_project"; attribute x_core_info : string; - attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "P0N_3lvl,Vivado 2019.1"; -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_0 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_0; -architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_0 is attribute x_interface_info : string; attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; attribute x_interface_parameter : string; attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; begin -U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl +U0: entity work.Inverter_3lvl_P0N_3lvl_0_0_P0N_3lvl port map ( PWM_out_0 => PWM_out_0, PWM_out_1 => PWM_out_1, diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v similarity index 81% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.v rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v index c11f89a..a6ffbae 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.v +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.v @@ -1,11 +1,11 @@ // Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. // -------------------------------------------------------------------------------- // Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -// Date : Fri Jun 11 07:49:59 2021 +// Date : Fri Jun 11 07:49:57 2021 // Host : STAS-W10 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_stub.v -// Design : Inverter_3lvl_P0N_3lvl_0_0 +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_0 -prefix +// Inverter_3lvl_P0N_3lvl_0_0_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 // Purpose : Stub declaration of top-level module interface // Device : xc7z020clg484-3 // -------------------------------------------------------------------------------- @@ -14,7 +14,7 @@ // The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. // Please paste the declaration into a Verilog source file or add the file as an additional source. (* x_core_info = "P0N_3lvl,Vivado 2019.1" *) -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(externalCLK, ready, reset, deadTime, minTime, er, +module Inverter_3lvl_P0N_3lvl_0_0(externalCLK, ready, reset, deadTime, minTime, er, minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) /* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; input externalCLK; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl similarity index 79% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl index 65b6f46..e3a36e6 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl @@ -1,18 +1,18 @@ -- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 --- Date : Fri Jun 11 07:49:59 2021 +-- Date : Fri Jun 11 07:49:57 2021 -- Host : STAS-W10 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix --- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl --- Design : Inverter_3lvl_P0N_3lvl_0_0 +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_0 -prefix +-- Inverter_3lvl_P0N_3lvl_0_0_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 -- Purpose : Stub declaration of top-level module interface -- Device : xc7z020clg484-3 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +entity Inverter_3lvl_P0N_3lvl_0_0 is Port ( externalCLK : in STD_LOGIC; ready : in STD_LOGIC; @@ -31,9 +31,9 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is PWM_out_3 : out STD_LOGIC ); -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; +end Inverter_3lvl_P0N_3lvl_0_0; -architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +architecture stub of Inverter_3lvl_P0N_3lvl_0_0 is attribute syn_black_box : boolean; attribute black_box_pad_pin : string; attribute syn_black_box of stub : architecture is true; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.dcp similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.dcp index 425daf2..6f224a6 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/Inverter_3lvl_P0N_3lvl_0_1.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xml index 00af561..cee9e1d 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:59946382 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v new file mode 100644 index 0000000..ccf8d65 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_1 -prefix +// Inverter_3lvl_P0N_3lvl_0_1_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_0_1 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl new file mode 100644 index 0000000..426e44f --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_1 -prefix +-- Inverter_3lvl_P0N_3lvl_0_1_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_1 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_1 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_1 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_1; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_1 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_0_1_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v new file mode 100644 index 0000000..dfa58b9 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_1 -prefix +// Inverter_3lvl_P0N_3lvl_0_1_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_0_1(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl new file mode 100644 index 0000000..6929640 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_1 -prefix +-- Inverter_3lvl_P0N_3lvl_0_1_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_0_1 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_0_1; + +architecture stub of Inverter_3lvl_P0N_3lvl_0_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.dcp similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.dcp index 185787d..ff9034f 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/Inverter_3lvl_P0N_3lvl_0_2.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xml index 0d03662..10eb23f 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:3a7b00a1 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_2.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_2_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v new file mode 100644 index 0000000..d637c70 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_2 -prefix +// Inverter_3lvl_P0N_3lvl_0_2_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_0_2 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl new file mode 100644 index 0000000..9a26cee --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_2 -prefix +-- Inverter_3lvl_P0N_3lvl_0_2_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_2 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_2 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_2 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_2 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_2 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_2 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_2; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_2 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_0_2_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v new file mode 100644 index 0000000..cbc420a --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_2 -prefix +// Inverter_3lvl_P0N_3lvl_0_2_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_0_2(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl new file mode 100644 index 0000000..ff7489d --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_2 -prefix +-- Inverter_3lvl_P0N_3lvl_0_2_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_0_2 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_0_2; + +architecture stub of Inverter_3lvl_P0N_3lvl_0_2 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.dcp new file mode 100644 index 0000000..167f284 Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xml index 670eb6d..e970327 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:1b21de40 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_3.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_3_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v index 65e5c93..30cc760 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v @@ -3,19 +3,19 @@ // Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 // Date : Fri Jun 11 07:49:57 2021 // Host : STAS-W10 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.v -// Design : Inverter_3lvl_P0N_3lvl_0_3 +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_3 -prefix +// Inverter_3lvl_P0N_3lvl_0_3_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 // Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified // or synthesized. This netlist cannot be used for SDF annotated simulation. // Device : xc7z020clg484-3 // -------------------------------------------------------------------------------- `timescale 1 ps / 1 ps -(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_3,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) (* x_core_info = "P0N_3lvl,Vivado 2019.1" *) (* NotValidForBitStream *) -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix +module Inverter_3lvl_P0N_3lvl_0_3 (externalCLK, ready, reset, @@ -63,7 +63,7 @@ module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix wire ready; wire reset; - decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl U0 + Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl U0 (.PWM_out_0(PWM_out_0), .PWM_out_1(PWM_out_1), .PWM_out_2(PWM_out_2), @@ -81,7 +81,7 @@ module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix .reset(reset)); endmodule -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl +module Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl (minTimeEr_reg_0, PWM_out_0, PWM_out_1, diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl index 3e269b1..b742777 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl @@ -3,9 +3,9 @@ -- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -- Date : Fri Jun 11 07:49:57 2021 -- Host : STAS-W10 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix --- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_sim_netlist.vhdl --- Design : Inverter_3lvl_P0N_3lvl_0_3 +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_3 -prefix +-- Inverter_3lvl_P0N_3lvl_0_3_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z020clg484-3 @@ -14,7 +14,7 @@ library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is +entity Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl is port ( minTimeEr_reg_0 : out STD_LOGIC; PWM_out_0 : out STD_LOGIC; @@ -32,9 +32,9 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) ); -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl; +end Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl; -architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl is +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl is signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; @@ -4126,7 +4126,7 @@ library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +entity Inverter_3lvl_P0N_3lvl_0_3 is port ( externalCLK : in STD_LOGIC; ready : in STD_LOGIC; @@ -4145,24 +4145,24 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is PWM_out_3 : out STD_LOGIC ); attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_3 : entity is true; attribute CHECK_LICENSE_TYPE : string; - attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Inverter_3lvl_P0N_3lvl_0_3,P0N_3lvl,{}"; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_3 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; attribute downgradeipidentifiedwarnings : string; - attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_3 : entity is "yes"; attribute ip_definition_source : string; - attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project"; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_3 : entity is "package_project"; attribute x_core_info : string; - attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "P0N_3lvl,Vivado 2019.1"; -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_3 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_3; -architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_3 is attribute x_interface_info : string; attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; attribute x_interface_parameter : string; attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; begin -U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_P0N_3lvl +U0: entity work.Inverter_3lvl_P0N_3lvl_0_3_P0N_3lvl port map ( PWM_out_0 => PWM_out_0, PWM_out_1 => PWM_out_1, diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v similarity index 83% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.v rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v index 9c33677..1165215 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.v +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.v @@ -3,9 +3,9 @@ // Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 // Date : Fri Jun 11 07:49:57 2021 // Host : STAS-W10 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_stub.v -// Design : Inverter_3lvl_P0N_3lvl_0_3 +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_3 -prefix +// Inverter_3lvl_P0N_3lvl_0_3_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 // Purpose : Stub declaration of top-level module interface // Device : xc7z020clg484-3 // -------------------------------------------------------------------------------- @@ -14,7 +14,7 @@ // The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. // Please paste the declaration into a Verilog source file or add the file as an additional source. (* x_core_info = "P0N_3lvl,Vivado 2019.1" *) -module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(externalCLK, ready, reset, deadTime, minTime, er, +module Inverter_3lvl_P0N_3lvl_0_3(externalCLK, ready, reset, deadTime, minTime, er, minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) /* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; input externalCLK; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl similarity index 81% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl index 750a509..fe2825c 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl @@ -3,16 +3,16 @@ -- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 -- Date : Fri Jun 11 07:49:57 2021 -- Host : STAS-W10 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix --- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl --- Design : Inverter_3lvl_P0N_3lvl_0_3 +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_3 -prefix +-- Inverter_3lvl_P0N_3lvl_0_3_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 -- Purpose : Stub declaration of top-level module interface -- Device : xc7z020clg484-3 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; -entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +entity Inverter_3lvl_P0N_3lvl_0_3 is Port ( externalCLK : in STD_LOGIC; ready : in STD_LOGIC; @@ -31,9 +31,9 @@ entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is PWM_out_3 : out STD_LOGIC ); -end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; +end Inverter_3lvl_P0N_3lvl_0_3; -architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is +architecture stub of Inverter_3lvl_P0N_3lvl_0_3 is attribute syn_black_box : boolean; attribute black_box_pad_pin : string; attribute syn_black_box of stub : architecture is true; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.dcp new file mode 100644 index 0000000..d846d0d Binary files /dev/null and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xml index 96d0cea..fc5f0ea 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:44 UTC 2023 + + + outputProductCRC + 9:fda5c6e7 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_4.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_4_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v new file mode 100644 index 0000000..4e02765 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_4 -prefix +// Inverter_3lvl_P0N_3lvl_0_4_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_0_4 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl new file mode 100644 index 0000000..0d98d04 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_4 -prefix +-- Inverter_3lvl_P0N_3lvl_0_4_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_4 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_4 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_4 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_4 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_4 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_4 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_4; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_4 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_0_4_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v new file mode 100644 index 0000000..015b1b3 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_4 -prefix +// Inverter_3lvl_P0N_3lvl_0_4_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_0_4(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl new file mode 100644 index 0000000..ce4a751 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_4 -prefix +-- Inverter_3lvl_P0N_3lvl_0_4_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_0_4 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_0_4; + +architecture stub of Inverter_3lvl_P0N_3lvl_0_4 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.dcp similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.dcp index 3f4693f..c3293e2 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/Inverter_3lvl_P0N_3lvl_0_5.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xml index 7ccc5fc..6f34d23 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:45 UTC 2023 + + + outputProductCRC + 9:dcff1806 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_0_5.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_5_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v new file mode 100644 index 0000000..305c5a8 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_5 -prefix +// Inverter_3lvl_P0N_3lvl_0_5_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_0_5 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl new file mode 100644 index 0000000..01d0df4 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_0_5 -prefix +-- Inverter_3lvl_P0N_3lvl_0_5_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_0_5 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_0_5 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_0_5 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_0_5 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_0_5 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_0_5 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_0_5; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_0_5 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_0_5_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v new file mode 100644 index 0000000..1e241b3 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_5 -prefix +// Inverter_3lvl_P0N_3lvl_0_5_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_0_5(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl new file mode 100644 index 0000000..8161b25 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_0_5 -prefix +-- Inverter_3lvl_P0N_3lvl_0_5_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_0_5 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_0_5; + +architecture stub of Inverter_3lvl_P0N_3lvl_0_5 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.dcp similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.dcp index bca1845..aa970c3 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/Inverter_3lvl_P0N_3lvl_1_0.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xml index 05dcef9..9efe829 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:45 UTC 2023 + + + outputProductCRC + 9:5ec0a147 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_1_0.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_0_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v new file mode 100644 index 0000000..fe44d10 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_1_0 -prefix +// Inverter_3lvl_P0N_3lvl_1_0_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_1_0 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl new file mode 100644 index 0000000..cf6d214 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_1_0 -prefix +-- Inverter_3lvl_P0N_3lvl_1_0_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_1_0 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_1_0 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_1_0 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_1_0 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_1_0 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_1_0 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_1_0; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_1_0 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_1_0_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v new file mode 100644 index 0000000..f311144 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_1_0 -prefix +// Inverter_3lvl_P0N_3lvl_1_0_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_1_0(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl new file mode 100644 index 0000000..f2c11a5 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_1_0 -prefix +-- Inverter_3lvl_P0N_3lvl_1_0_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_1_0 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_1_0; + +architecture stub of Inverter_3lvl_P0N_3lvl_1_0 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.dcp b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.dcp similarity index 99% rename from LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.dcp rename to LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.dcp index d68d23f..b640fa4 100644 Binary files a/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/Inverter_3lvl_P0N_3lvl_1_1.dcp and b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.dcp differ diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xml b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xml index 71c44b9..dd31371 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xml +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1.xml @@ -133,6 +133,24 @@ + + xilinx_externalfiles + External Files + :vivado.xilinx.com:external.files + + xilinx_externalfiles_view_fileset + + + + GENtimestamp + Wed May 03 08:44:45 UTC 2023 + + + outputProductCRC + 9:7f9a7fa6 + + + @@ -407,6 +425,42 @@ xil_defaultlib + + xilinx_externalfiles_view_fileset + + Inverter_3lvl_P0N_3lvl_1_1.dcp + dcp + USED_IN_implementation + USED_IN_synthesis + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v + verilogSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl + vhdlSource + USED_IN_simulation + USED_IN_single_language + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_1_stub.v + verilogSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + + Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl + vhdlSource + USED_IN_synth_blackbox_stub + xil_defaultlib + + P0N_3lvl_v1_0 diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v new file mode 100644 index 0000000..631ce1a --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.v @@ -0,0 +1,3131 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_1_1 -prefix +// Inverter_3lvl_P0N_3lvl_1_1_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified +// or synthesized. This netlist cannot be used for SDF annotated simulation. +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +(* CHECK_LICENSE_TYPE = "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +(* NotValidForBitStream *) +module Inverter_3lvl_P0N_3lvl_1_1 + (externalCLK, + ready, + reset, + deadTime, + minTime, + er, + minTime_En, + minTimeEr, + TKin0, + TKin1, + breaking_en, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3); + input externalCLK; + input ready; + (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + + wire PWM_out_0; + wire PWM_out_1; + wire PWM_out_2; + wire PWM_out_3; + wire TKin0; + wire TKin1; + wire breaking_en; + wire [31:0]deadTime; + wire er; + wire externalCLK; + wire [31:0]minTime; + wire minTimeEr; + wire minTime_En; + wire ready; + wire reset; + + Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl U0 + (.PWM_out_0(PWM_out_0), + .PWM_out_1(PWM_out_1), + .PWM_out_2(PWM_out_2), + .PWM_out_3(PWM_out_3), + .TKin0(TKin0), + .TKin1(TKin1), + .breaking_en(breaking_en), + .deadTime(deadTime), + .er(er), + .externalCLK(externalCLK), + .minTime(minTime), + .minTimeEr_reg_0(minTimeEr), + .minTime_En(minTime_En), + .ready(ready), + .reset(reset)); +endmodule + +module Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl + (minTimeEr_reg_0, + PWM_out_0, + PWM_out_1, + PWM_out_2, + PWM_out_3, + reset, + externalCLK, + TKin0, + TKin1, + breaking_en, + er, + ready, + minTime_En, + deadTime, + minTime); + output minTimeEr_reg_0; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; + input reset; + input externalCLK; + input TKin0; + input TKin1; + input breaking_en; + input er; + input ready; + input minTime_En; + input [31:0]deadTime; + input [31:0]minTime; + + wire \FSM_onehot_lineconfig[0]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[0]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[1]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[2]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[3]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[4]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[5]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_1_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_2_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_3_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_4_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_5_n_0 ; + wire \FSM_onehot_lineconfig[6]_i_6_n_0 ; + wire \FSM_onehot_lineconfig_reg_n_0_[0] ; + wire \FSM_onehot_lineconfig_reg_n_0_[1] ; + wire \FSM_onehot_lineconfig_reg_n_0_[2] ; + wire \FSM_onehot_lineconfig_reg_n_0_[3] ; + wire \FSM_onehot_lineconfig_reg_n_0_[4] ; + wire \FSM_onehot_lineconfig_reg_n_0_[5] ; + wire \FSM_onehot_lineconfig_reg_n_0_[6] ; + wire PWM_out_0; + wire PWM_out_0_i_1_n_0; + wire PWM_out_1; + wire PWM_out_1_i_1_n_0; + wire PWM_out_2; + wire PWM_out_2_i_1_n_0; + wire PWM_out_3; + wire PWM_out_3_i_1_n_0; + wire TKin0; + wire TKin0_triggered; + wire TKin0_triggered28_out; + wire TKin0_triggered_i_1_n_0; + wire TKin1; + wire TKin1_triggered; + wire TKin1_triggered_i_1_n_0; + wire \TimeCounter[0]_i_2_n_0 ; + wire [31:0]TimeCounter_reg; + wire \TimeCounter_reg[0]_i_1_n_0 ; + wire \TimeCounter_reg[0]_i_1_n_1 ; + wire \TimeCounter_reg[0]_i_1_n_2 ; + wire \TimeCounter_reg[0]_i_1_n_3 ; + wire \TimeCounter_reg[0]_i_1_n_4 ; + wire \TimeCounter_reg[0]_i_1_n_5 ; + wire \TimeCounter_reg[0]_i_1_n_6 ; + wire \TimeCounter_reg[0]_i_1_n_7 ; + wire \TimeCounter_reg[12]_i_1_n_0 ; + wire \TimeCounter_reg[12]_i_1_n_1 ; + wire \TimeCounter_reg[12]_i_1_n_2 ; + wire \TimeCounter_reg[12]_i_1_n_3 ; + wire \TimeCounter_reg[12]_i_1_n_4 ; + wire \TimeCounter_reg[12]_i_1_n_5 ; + wire \TimeCounter_reg[12]_i_1_n_6 ; + wire \TimeCounter_reg[12]_i_1_n_7 ; + wire \TimeCounter_reg[16]_i_1_n_0 ; + wire \TimeCounter_reg[16]_i_1_n_1 ; + wire \TimeCounter_reg[16]_i_1_n_2 ; + wire \TimeCounter_reg[16]_i_1_n_3 ; + wire \TimeCounter_reg[16]_i_1_n_4 ; + wire \TimeCounter_reg[16]_i_1_n_5 ; + wire \TimeCounter_reg[16]_i_1_n_6 ; + wire \TimeCounter_reg[16]_i_1_n_7 ; + wire \TimeCounter_reg[20]_i_1_n_0 ; + wire \TimeCounter_reg[20]_i_1_n_1 ; + wire \TimeCounter_reg[20]_i_1_n_2 ; + wire \TimeCounter_reg[20]_i_1_n_3 ; + wire \TimeCounter_reg[20]_i_1_n_4 ; + wire \TimeCounter_reg[20]_i_1_n_5 ; + wire \TimeCounter_reg[20]_i_1_n_6 ; + wire \TimeCounter_reg[20]_i_1_n_7 ; + wire \TimeCounter_reg[24]_i_1_n_0 ; + wire \TimeCounter_reg[24]_i_1_n_1 ; + wire \TimeCounter_reg[24]_i_1_n_2 ; + wire \TimeCounter_reg[24]_i_1_n_3 ; + wire \TimeCounter_reg[24]_i_1_n_4 ; + wire \TimeCounter_reg[24]_i_1_n_5 ; + wire \TimeCounter_reg[24]_i_1_n_6 ; + wire \TimeCounter_reg[24]_i_1_n_7 ; + wire \TimeCounter_reg[28]_i_1_n_1 ; + wire \TimeCounter_reg[28]_i_1_n_2 ; + wire \TimeCounter_reg[28]_i_1_n_3 ; + wire \TimeCounter_reg[28]_i_1_n_4 ; + wire \TimeCounter_reg[28]_i_1_n_5 ; + wire \TimeCounter_reg[28]_i_1_n_6 ; + wire \TimeCounter_reg[28]_i_1_n_7 ; + wire \TimeCounter_reg[4]_i_1_n_0 ; + wire \TimeCounter_reg[4]_i_1_n_1 ; + wire \TimeCounter_reg[4]_i_1_n_2 ; + wire \TimeCounter_reg[4]_i_1_n_3 ; + wire \TimeCounter_reg[4]_i_1_n_4 ; + wire \TimeCounter_reg[4]_i_1_n_5 ; + wire \TimeCounter_reg[4]_i_1_n_6 ; + wire \TimeCounter_reg[4]_i_1_n_7 ; + wire \TimeCounter_reg[8]_i_1_n_0 ; + wire \TimeCounter_reg[8]_i_1_n_1 ; + wire \TimeCounter_reg[8]_i_1_n_2 ; + wire \TimeCounter_reg[8]_i_1_n_3 ; + wire \TimeCounter_reg[8]_i_1_n_4 ; + wire \TimeCounter_reg[8]_i_1_n_5 ; + wire \TimeCounter_reg[8]_i_1_n_6 ; + wire \TimeCounter_reg[8]_i_1_n_7 ; + wire breaking_en; + wire [31:0]deadTime; + wire deadTimeCounterReset_i_1_n_0; + wire deadTimeCounterReset_i_2_n_0; + wire deadTimeCounterReset_i_3_n_0; + wire deadTimeCounterReset_i_4_n_0; + wire deadTimeCounterReset_i_5_n_0; + wire deadTimeCounterReset_i_6_n_0; + wire deadTimeCounterReset_i_7_n_0; + wire deadTimeCounterReset_reg_n_0; + wire deadTimeOK; + wire deadTimeOK_i_1_n_0; + wire er; + wire externalCLK; + wire key1_i_1_n_0; + wire key1_i_2_n_0; + wire key1_prev; + wire key1_reg_n_0; + wire key2_i_2_n_0; + wire key2_prev; + wire key2_reg_n_0; + wire key3; + wire key3_i_1_n_0; + wire key3_prev; + wire key3_reg_n_0; + wire key4_i_1_n_0; + wire key4_prev; + wire key4_reg_n_0; + wire ltOp__15_carry__0_i_1_n_0; + wire ltOp__15_carry__0_i_2_n_0; + wire ltOp__15_carry__0_i_3_n_0; + wire ltOp__15_carry__0_i_4_n_0; + wire ltOp__15_carry__0_i_5_n_0; + wire ltOp__15_carry__0_i_6_n_0; + wire ltOp__15_carry__0_i_7_n_0; + wire ltOp__15_carry__0_i_8_n_0; + wire ltOp__15_carry__0_n_0; + wire ltOp__15_carry__0_n_1; + wire ltOp__15_carry__0_n_2; + wire ltOp__15_carry__0_n_3; + wire ltOp__15_carry__1_i_1_n_0; + wire ltOp__15_carry__1_i_2_n_0; + wire ltOp__15_carry__1_i_3_n_0; + wire ltOp__15_carry__1_i_4_n_0; + wire ltOp__15_carry__1_i_5_n_0; + wire ltOp__15_carry__1_i_6_n_0; + wire ltOp__15_carry__1_i_7_n_0; + wire ltOp__15_carry__1_i_8_n_0; + wire ltOp__15_carry__1_n_0; + wire ltOp__15_carry__1_n_1; + wire ltOp__15_carry__1_n_2; + wire ltOp__15_carry__1_n_3; + wire ltOp__15_carry__2_i_1_n_0; + wire ltOp__15_carry__2_i_2_n_0; + wire ltOp__15_carry__2_i_3_n_0; + wire ltOp__15_carry__2_i_4_n_0; + wire ltOp__15_carry__2_i_5_n_0; + wire ltOp__15_carry__2_i_6_n_0; + wire ltOp__15_carry__2_i_7_n_0; + wire ltOp__15_carry__2_i_8_n_0; + wire ltOp__15_carry__2_n_0; + wire ltOp__15_carry__2_n_1; + wire ltOp__15_carry__2_n_2; + wire ltOp__15_carry__2_n_3; + wire ltOp__15_carry_i_1_n_0; + wire ltOp__15_carry_i_2_n_0; + wire ltOp__15_carry_i_3_n_0; + wire ltOp__15_carry_i_4_n_0; + wire ltOp__15_carry_i_5_n_0; + wire ltOp__15_carry_i_6_n_0; + wire ltOp__15_carry_i_7_n_0; + wire ltOp__15_carry_i_8_n_0; + wire ltOp__15_carry_n_0; + wire ltOp__15_carry_n_1; + wire ltOp__15_carry_n_2; + wire ltOp__15_carry_n_3; + wire ltOp__31_carry__0_n_0; + wire ltOp__31_carry__0_n_1; + wire ltOp__31_carry__0_n_2; + wire ltOp__31_carry__0_n_3; + wire ltOp__31_carry__1_n_0; + wire ltOp__31_carry__1_n_1; + wire ltOp__31_carry__1_n_2; + wire ltOp__31_carry__1_n_3; + wire ltOp__31_carry__2_n_0; + wire ltOp__31_carry__2_n_1; + wire ltOp__31_carry__2_n_2; + wire ltOp__31_carry__2_n_3; + wire ltOp__31_carry_i_1__0_n_0; + wire ltOp__31_carry_i_1__1_n_0; + wire ltOp__31_carry_i_1__2_n_0; + wire ltOp__31_carry_i_1_n_0; + wire ltOp__31_carry_i_2__0_n_0; + wire ltOp__31_carry_i_2__1_n_0; + wire ltOp__31_carry_i_2__2_n_0; + wire ltOp__31_carry_i_2_n_0; + wire ltOp__31_carry_i_3__0_n_0; + wire ltOp__31_carry_i_3__1_n_0; + wire ltOp__31_carry_i_3__2_n_0; + wire ltOp__31_carry_i_3_n_0; + wire ltOp__31_carry_i_4__0_n_0; + wire ltOp__31_carry_i_4__1_n_0; + wire ltOp__31_carry_i_4__2_n_0; + wire ltOp__31_carry_i_4_n_0; + wire ltOp__31_carry_i_5__0_n_0; + wire ltOp__31_carry_i_5__1_n_0; + wire ltOp__31_carry_i_5__2_n_0; + wire ltOp__31_carry_i_5_n_0; + wire ltOp__31_carry_i_6__0_n_0; + wire ltOp__31_carry_i_6__1_n_0; + wire ltOp__31_carry_i_6__2_n_0; + wire ltOp__31_carry_i_6_n_0; + wire ltOp__31_carry_i_7__0_n_0; + wire ltOp__31_carry_i_7__1_n_0; + wire ltOp__31_carry_i_7__2_n_0; + wire ltOp__31_carry_i_7_n_0; + wire ltOp__31_carry_i_8__0_n_0; + wire ltOp__31_carry_i_8__1_n_0; + wire ltOp__31_carry_i_8__2_n_0; + wire ltOp__31_carry_i_8_n_0; + wire ltOp__31_carry_n_0; + wire ltOp__31_carry_n_1; + wire ltOp__31_carry_n_2; + wire ltOp__31_carry_n_3; + wire ltOp_carry__0_i_1_n_0; + wire ltOp_carry__0_i_2_n_0; + wire ltOp_carry__0_i_3_n_0; + wire ltOp_carry__0_i_4_n_0; + wire ltOp_carry__0_i_5_n_0; + wire ltOp_carry__0_i_6_n_0; + wire ltOp_carry__0_i_7_n_0; + wire ltOp_carry__0_i_8_n_0; + wire ltOp_carry__0_n_0; + wire ltOp_carry__0_n_1; + wire ltOp_carry__0_n_2; + wire ltOp_carry__0_n_3; + wire ltOp_carry__1_i_1_n_0; + wire ltOp_carry__1_i_2_n_0; + wire ltOp_carry__1_i_3_n_0; + wire ltOp_carry__1_i_4_n_0; + wire ltOp_carry__1_i_5_n_0; + wire ltOp_carry__1_i_6_n_0; + wire ltOp_carry__1_i_7_n_0; + wire ltOp_carry__1_i_8_n_0; + wire ltOp_carry__1_n_0; + wire ltOp_carry__1_n_1; + wire ltOp_carry__1_n_2; + wire ltOp_carry__1_n_3; + wire ltOp_carry__2_i_1_n_0; + wire ltOp_carry__2_i_2_n_0; + wire ltOp_carry__2_i_3_n_0; + wire ltOp_carry__2_i_4_n_0; + wire ltOp_carry__2_i_5_n_0; + wire ltOp_carry__2_i_6_n_0; + wire ltOp_carry__2_i_7_n_0; + wire ltOp_carry__2_i_8_n_0; + wire ltOp_carry__2_n_1; + wire ltOp_carry__2_n_2; + wire ltOp_carry__2_n_3; + wire ltOp_carry_i_1_n_0; + wire ltOp_carry_i_2_n_0; + wire ltOp_carry_i_3_n_0; + wire ltOp_carry_i_4_n_0; + wire ltOp_carry_i_5_n_0; + wire ltOp_carry_i_6_n_0; + wire ltOp_carry_i_7_n_0; + wire ltOp_carry_i_8_n_0; + wire ltOp_carry_n_0; + wire ltOp_carry_n_1; + wire ltOp_carry_n_2; + wire ltOp_carry_n_3; + wire [31:0]minTime; + wire minTimeCounter_high; + wire \minTimeCounter_high[0]_i_1_n_0 ; + wire \minTimeCounter_high[0]_i_4_n_0 ; + wire [31:0]minTimeCounter_high_reg; + wire \minTimeCounter_high_reg[0]_i_3_n_0 ; + wire \minTimeCounter_high_reg[0]_i_3_n_1 ; + wire \minTimeCounter_high_reg[0]_i_3_n_2 ; + wire \minTimeCounter_high_reg[0]_i_3_n_3 ; + wire \minTimeCounter_high_reg[0]_i_3_n_4 ; + wire \minTimeCounter_high_reg[0]_i_3_n_5 ; + wire \minTimeCounter_high_reg[0]_i_3_n_6 ; + wire \minTimeCounter_high_reg[0]_i_3_n_7 ; + wire \minTimeCounter_high_reg[12]_i_1_n_0 ; + wire \minTimeCounter_high_reg[12]_i_1_n_1 ; + wire \minTimeCounter_high_reg[12]_i_1_n_2 ; + wire \minTimeCounter_high_reg[12]_i_1_n_3 ; + wire \minTimeCounter_high_reg[12]_i_1_n_4 ; + wire \minTimeCounter_high_reg[12]_i_1_n_5 ; + wire \minTimeCounter_high_reg[12]_i_1_n_6 ; + wire \minTimeCounter_high_reg[12]_i_1_n_7 ; + wire \minTimeCounter_high_reg[16]_i_1_n_0 ; + wire \minTimeCounter_high_reg[16]_i_1_n_1 ; + wire \minTimeCounter_high_reg[16]_i_1_n_2 ; + wire \minTimeCounter_high_reg[16]_i_1_n_3 ; + wire \minTimeCounter_high_reg[16]_i_1_n_4 ; + wire \minTimeCounter_high_reg[16]_i_1_n_5 ; + wire \minTimeCounter_high_reg[16]_i_1_n_6 ; + wire \minTimeCounter_high_reg[16]_i_1_n_7 ; + wire \minTimeCounter_high_reg[20]_i_1_n_0 ; + wire \minTimeCounter_high_reg[20]_i_1_n_1 ; + wire \minTimeCounter_high_reg[20]_i_1_n_2 ; + wire \minTimeCounter_high_reg[20]_i_1_n_3 ; + wire \minTimeCounter_high_reg[20]_i_1_n_4 ; + wire \minTimeCounter_high_reg[20]_i_1_n_5 ; + wire \minTimeCounter_high_reg[20]_i_1_n_6 ; + wire \minTimeCounter_high_reg[20]_i_1_n_7 ; + wire \minTimeCounter_high_reg[24]_i_1_n_0 ; + wire \minTimeCounter_high_reg[24]_i_1_n_1 ; + wire \minTimeCounter_high_reg[24]_i_1_n_2 ; + wire \minTimeCounter_high_reg[24]_i_1_n_3 ; + wire \minTimeCounter_high_reg[24]_i_1_n_4 ; + wire \minTimeCounter_high_reg[24]_i_1_n_5 ; + wire \minTimeCounter_high_reg[24]_i_1_n_6 ; + wire \minTimeCounter_high_reg[24]_i_1_n_7 ; + wire \minTimeCounter_high_reg[28]_i_1_n_1 ; + wire \minTimeCounter_high_reg[28]_i_1_n_2 ; + wire \minTimeCounter_high_reg[28]_i_1_n_3 ; + wire \minTimeCounter_high_reg[28]_i_1_n_4 ; + wire \minTimeCounter_high_reg[28]_i_1_n_5 ; + wire \minTimeCounter_high_reg[28]_i_1_n_6 ; + wire \minTimeCounter_high_reg[28]_i_1_n_7 ; + wire \minTimeCounter_high_reg[4]_i_1_n_0 ; + wire \minTimeCounter_high_reg[4]_i_1_n_1 ; + wire \minTimeCounter_high_reg[4]_i_1_n_2 ; + wire \minTimeCounter_high_reg[4]_i_1_n_3 ; + wire \minTimeCounter_high_reg[4]_i_1_n_4 ; + wire \minTimeCounter_high_reg[4]_i_1_n_5 ; + wire \minTimeCounter_high_reg[4]_i_1_n_6 ; + wire \minTimeCounter_high_reg[4]_i_1_n_7 ; + wire \minTimeCounter_high_reg[8]_i_1_n_0 ; + wire \minTimeCounter_high_reg[8]_i_1_n_1 ; + wire \minTimeCounter_high_reg[8]_i_1_n_2 ; + wire \minTimeCounter_high_reg[8]_i_1_n_3 ; + wire \minTimeCounter_high_reg[8]_i_1_n_4 ; + wire \minTimeCounter_high_reg[8]_i_1_n_5 ; + wire \minTimeCounter_high_reg[8]_i_1_n_6 ; + wire \minTimeCounter_high_reg[8]_i_1_n_7 ; + wire minTimeCounter_low; + wire \minTimeCounter_low[0]_i_1_n_0 ; + wire \minTimeCounter_low[0]_i_4_n_0 ; + wire \minTimeCounter_low[0]_i_5_n_0 ; + wire [31:0]minTimeCounter_low_reg; + wire \minTimeCounter_low_reg[0]_i_3_n_0 ; + wire \minTimeCounter_low_reg[0]_i_3_n_1 ; + wire \minTimeCounter_low_reg[0]_i_3_n_2 ; + wire \minTimeCounter_low_reg[0]_i_3_n_3 ; + wire \minTimeCounter_low_reg[0]_i_3_n_4 ; + wire \minTimeCounter_low_reg[0]_i_3_n_5 ; + wire \minTimeCounter_low_reg[0]_i_3_n_6 ; + wire \minTimeCounter_low_reg[0]_i_3_n_7 ; + wire \minTimeCounter_low_reg[12]_i_1_n_0 ; + wire \minTimeCounter_low_reg[12]_i_1_n_1 ; + wire \minTimeCounter_low_reg[12]_i_1_n_2 ; + wire \minTimeCounter_low_reg[12]_i_1_n_3 ; + wire \minTimeCounter_low_reg[12]_i_1_n_4 ; + wire \minTimeCounter_low_reg[12]_i_1_n_5 ; + wire \minTimeCounter_low_reg[12]_i_1_n_6 ; + wire \minTimeCounter_low_reg[12]_i_1_n_7 ; + wire \minTimeCounter_low_reg[16]_i_1_n_0 ; + wire \minTimeCounter_low_reg[16]_i_1_n_1 ; + wire \minTimeCounter_low_reg[16]_i_1_n_2 ; + wire \minTimeCounter_low_reg[16]_i_1_n_3 ; + wire \minTimeCounter_low_reg[16]_i_1_n_4 ; + wire \minTimeCounter_low_reg[16]_i_1_n_5 ; + wire \minTimeCounter_low_reg[16]_i_1_n_6 ; + wire \minTimeCounter_low_reg[16]_i_1_n_7 ; + wire \minTimeCounter_low_reg[20]_i_1_n_0 ; + wire \minTimeCounter_low_reg[20]_i_1_n_1 ; + wire \minTimeCounter_low_reg[20]_i_1_n_2 ; + wire \minTimeCounter_low_reg[20]_i_1_n_3 ; + wire \minTimeCounter_low_reg[20]_i_1_n_4 ; + wire \minTimeCounter_low_reg[20]_i_1_n_5 ; + wire \minTimeCounter_low_reg[20]_i_1_n_6 ; + wire \minTimeCounter_low_reg[20]_i_1_n_7 ; + wire \minTimeCounter_low_reg[24]_i_1_n_0 ; + wire \minTimeCounter_low_reg[24]_i_1_n_1 ; + wire \minTimeCounter_low_reg[24]_i_1_n_2 ; + wire \minTimeCounter_low_reg[24]_i_1_n_3 ; + wire \minTimeCounter_low_reg[24]_i_1_n_4 ; + wire \minTimeCounter_low_reg[24]_i_1_n_5 ; + wire \minTimeCounter_low_reg[24]_i_1_n_6 ; + wire \minTimeCounter_low_reg[24]_i_1_n_7 ; + wire \minTimeCounter_low_reg[28]_i_1_n_1 ; + wire \minTimeCounter_low_reg[28]_i_1_n_2 ; + wire \minTimeCounter_low_reg[28]_i_1_n_3 ; + wire \minTimeCounter_low_reg[28]_i_1_n_4 ; + wire \minTimeCounter_low_reg[28]_i_1_n_5 ; + wire \minTimeCounter_low_reg[28]_i_1_n_6 ; + wire \minTimeCounter_low_reg[28]_i_1_n_7 ; + wire \minTimeCounter_low_reg[4]_i_1_n_0 ; + wire \minTimeCounter_low_reg[4]_i_1_n_1 ; + wire \minTimeCounter_low_reg[4]_i_1_n_2 ; + wire \minTimeCounter_low_reg[4]_i_1_n_3 ; + wire \minTimeCounter_low_reg[4]_i_1_n_4 ; + wire \minTimeCounter_low_reg[4]_i_1_n_5 ; + wire \minTimeCounter_low_reg[4]_i_1_n_6 ; + wire \minTimeCounter_low_reg[4]_i_1_n_7 ; + wire \minTimeCounter_low_reg[8]_i_1_n_0 ; + wire \minTimeCounter_low_reg[8]_i_1_n_1 ; + wire \minTimeCounter_low_reg[8]_i_1_n_2 ; + wire \minTimeCounter_low_reg[8]_i_1_n_3 ; + wire \minTimeCounter_low_reg[8]_i_1_n_4 ; + wire \minTimeCounter_low_reg[8]_i_1_n_5 ; + wire \minTimeCounter_low_reg[8]_i_1_n_6 ; + wire \minTimeCounter_low_reg[8]_i_1_n_7 ; + wire minTimeEr_i_1_n_0; + wire minTimeEr_i_2_n_0; + wire minTimeEr_i_3_n_0; + wire minTimeEr_i_4_n_0; + wire minTimeEr_i_5_n_0; + wire minTimeEr_i_6_n_0; + wire minTimeEr_i_7_n_0; + wire minTimeEr_i_8_n_0; + wire minTimeEr_i_9_n_0; + wire minTimeEr_reg_0; + wire minTimeOK_high; + wire minTimeOK_high_i_1_n_0; + wire minTimeOK_low; + wire minTimeOK_low_i_1_n_0; + wire minTime_En; + wire p_0_in; + wire ready; + wire reset; + wire sel; + wire [3:3]\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:0]NLW_ltOp__15_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__15_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp__31_carry__2_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED; + wire [3:0]NLW_ltOp_carry__2_O_UNCONNECTED; + wire [3:3]\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED ; + wire [3:3]\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED ; + + LUT6 #( + .INIT(64'hFFFFFFFE00000000)) + \FSM_onehot_lineconfig[0]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig[0]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[0]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT2 #( + .INIT(4'h8)) + \FSM_onehot_lineconfig[0]_i_2 + (.I0(TKin1), + .I1(TKin0), + .O(\FSM_onehot_lineconfig[0]_i_2_n_0 )); + LUT6 #( + .INIT(64'h1000FFFF00000000)) + \FSM_onehot_lineconfig[1]_i_1 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0_triggered), + .I3(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[1]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair0" *) + LUT5 #( + .INIT(32'h00EFEF0F)) + \FSM_onehot_lineconfig[2]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .I3(TKin0), + .I4(TKin1), + .O(\FSM_onehot_lineconfig[2]_i_1_n_0 )); + LUT6 #( + .INIT(64'h900990099009FFFF)) + \FSM_onehot_lineconfig[2]_i_2 + (.I0(TKin1), + .I1(TKin1_triggered), + .I2(TKin0), + .I3(TKin0_triggered), + .I4(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .O(\FSM_onehot_lineconfig[2]_i_2_n_0 )); + LUT6 #( + .INIT(64'h0000000055D50000)) + \FSM_onehot_lineconfig[3]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1_triggered), + .I3(TKin0_triggered), + .I4(TKin1), + .I5(TKin0), + .O(\FSM_onehot_lineconfig[3]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT4 #( + .INIT(16'h2230)) + \FSM_onehot_lineconfig[4]_i_1 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[4]_i_1_n_0 )); + LUT6 #( + .INIT(64'h0CFF0C0D00050005)) + \FSM_onehot_lineconfig[5]_i_1 + (.I0(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(\FSM_onehot_lineconfig[5]_i_3_n_0 ), + .O(\FSM_onehot_lineconfig[5]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT2 #( + .INIT(4'h1)) + \FSM_onehot_lineconfig[5]_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .O(\FSM_onehot_lineconfig[5]_i_2_n_0 )); + LUT4 #( + .INIT(16'h9009)) + \FSM_onehot_lineconfig[5]_i_3 + (.I0(TKin0_triggered), + .I1(TKin0), + .I2(TKin1_triggered), + .I3(TKin1), + .O(\FSM_onehot_lineconfig[5]_i_3_n_0 )); + LUT3 #( + .INIT(8'h0E)) + \FSM_onehot_lineconfig[6]_i_1 + (.I0(\FSM_onehot_lineconfig[6]_i_3_n_0 ), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(breaking_en), + .O(\FSM_onehot_lineconfig[6]_i_1_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT4 #( + .INIT(16'h5504)) + \FSM_onehot_lineconfig[6]_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_2_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair1" *) + LUT5 #( + .INIT(32'hFFFEECAE)) + \FSM_onehot_lineconfig[6]_i_3 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(\FSM_onehot_lineconfig[6]_i_3_n_0 )); + LUT6 #( + .INIT(64'hAABAAAAAFFFFAAAA)) + \FSM_onehot_lineconfig[6]_i_4 + (.I0(\FSM_onehot_lineconfig[6]_i_5_n_0 ), + .I1(er), + .I2(ready), + .I3(\FSM_onehot_lineconfig[6]_i_6_n_0 ), + .I4(deadTimeOK), + .I5(\FSM_onehot_lineconfig[2]_i_2_n_0 ), + .O(\FSM_onehot_lineconfig[6]_i_4_n_0 )); + LUT5 #( + .INIT(32'hFC88A0A8)) + \FSM_onehot_lineconfig[6]_i_5 + (.I0(deadTimeOK), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_5_n_0 )); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT5 #( + .INIT(32'hFF232323)) + \FSM_onehot_lineconfig[6]_i_6 + (.I0(deadTimeCounterReset_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(TKin1), + .I4(TKin0), + .O(\FSM_onehot_lineconfig[6]_i_6_n_0 )); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDSE #( + .INIT(1'b1)) + \FSM_onehot_lineconfig_reg[0] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[0]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .S(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[1] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[1]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[2] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[2]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[3] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[3]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[4] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[4]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[5] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[5]_i_1_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .R(reset)); + (* FSM_ENCODED_STATES = "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000" *) + FDRE #( + .INIT(1'b0)) + \FSM_onehot_lineconfig_reg[6] + (.C(externalCLK), + .CE(\FSM_onehot_lineconfig[6]_i_1_n_0 ), + .D(\FSM_onehot_lineconfig[6]_i_2_n_0 ), + .Q(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .R(reset)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_0_i_1 + (.I0(key1_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_0_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_0_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_0_i_1_n_0), + .Q(PWM_out_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair7" *) + LUT4 #( + .INIT(16'hFFEF)) + PWM_out_1_i_1 + (.I0(key2_reg_n_0), + .I1(er), + .I2(ready), + .I3(minTimeEr_reg_0), + .O(PWM_out_1_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_1_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_1_i_1_n_0), + .Q(PWM_out_1), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_2_i_1 + (.I0(key3_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_2_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_2_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_2_i_1_n_0), + .Q(PWM_out_2), + .R(1'b0)); + LUT5 #( + .INIT(32'hFFFFFFEF)) + PWM_out_3_i_1 + (.I0(key4_reg_n_0), + .I1(minTimeEr_reg_0), + .I2(ready), + .I3(er), + .I4(breaking_en), + .O(PWM_out_3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + PWM_out_3_reg + (.C(externalCLK), + .CE(1'b1), + .D(PWM_out_3_i_1_n_0), + .Q(PWM_out_3), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin0_triggered_i_1 + (.I0(TKin0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(TKin1), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin0_triggered), + .O(TKin0_triggered_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + TKin0_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin0_triggered_i_1_n_0), + .Q(TKin0_triggered), + .R(1'b0)); + LUT6 #( + .INIT(64'hAA08FFFFAA080000)) + TKin1_triggered_i_1 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I2(TKin0), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(TKin0_triggered28_out), + .I5(TKin1_triggered), + .O(TKin1_triggered_i_1_n_0)); + LUT6 #( + .INIT(64'h22AA22A820AA2020)) + TKin1_triggered_i_2 + (.I0(minTimeEr_i_9_n_0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I3(TKin0), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .O(TKin0_triggered28_out)); + FDRE #( + .INIT(1'b1)) + TKin1_triggered_reg + (.C(externalCLK), + .CE(1'b1), + .D(TKin1_triggered_i_1_n_0), + .Q(TKin1_triggered), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + \TimeCounter[0]_i_2 + (.I0(TimeCounter_reg[0]), + .O(\TimeCounter[0]_i_2_n_0 )); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[0] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_7 ), + .Q(TimeCounter_reg[0]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[0]_i_1 + (.CI(1'b0), + .CO({\TimeCounter_reg[0]_i_1_n_0 ,\TimeCounter_reg[0]_i_1_n_1 ,\TimeCounter_reg[0]_i_1_n_2 ,\TimeCounter_reg[0]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\TimeCounter_reg[0]_i_1_n_4 ,\TimeCounter_reg[0]_i_1_n_5 ,\TimeCounter_reg[0]_i_1_n_6 ,\TimeCounter_reg[0]_i_1_n_7 }), + .S({TimeCounter_reg[3:1],\TimeCounter[0]_i_2_n_0 })); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[10] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_5 ), + .Q(TimeCounter_reg[10]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[11] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_4 ), + .Q(TimeCounter_reg[11]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[12] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_7 ), + .Q(TimeCounter_reg[12]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[12]_i_1 + (.CI(\TimeCounter_reg[8]_i_1_n_0 ), + .CO({\TimeCounter_reg[12]_i_1_n_0 ,\TimeCounter_reg[12]_i_1_n_1 ,\TimeCounter_reg[12]_i_1_n_2 ,\TimeCounter_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[12]_i_1_n_4 ,\TimeCounter_reg[12]_i_1_n_5 ,\TimeCounter_reg[12]_i_1_n_6 ,\TimeCounter_reg[12]_i_1_n_7 }), + .S(TimeCounter_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[13] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_6 ), + .Q(TimeCounter_reg[13]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[14] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_5 ), + .Q(TimeCounter_reg[14]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[15] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[12]_i_1_n_4 ), + .Q(TimeCounter_reg[15]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[16] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_7 ), + .Q(TimeCounter_reg[16]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[16]_i_1 + (.CI(\TimeCounter_reg[12]_i_1_n_0 ), + .CO({\TimeCounter_reg[16]_i_1_n_0 ,\TimeCounter_reg[16]_i_1_n_1 ,\TimeCounter_reg[16]_i_1_n_2 ,\TimeCounter_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[16]_i_1_n_4 ,\TimeCounter_reg[16]_i_1_n_5 ,\TimeCounter_reg[16]_i_1_n_6 ,\TimeCounter_reg[16]_i_1_n_7 }), + .S(TimeCounter_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[17] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_6 ), + .Q(TimeCounter_reg[17]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[18] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_5 ), + .Q(TimeCounter_reg[18]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[19] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[16]_i_1_n_4 ), + .Q(TimeCounter_reg[19]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[1] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_6 ), + .Q(TimeCounter_reg[1]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[20] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_7 ), + .Q(TimeCounter_reg[20]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[20]_i_1 + (.CI(\TimeCounter_reg[16]_i_1_n_0 ), + .CO({\TimeCounter_reg[20]_i_1_n_0 ,\TimeCounter_reg[20]_i_1_n_1 ,\TimeCounter_reg[20]_i_1_n_2 ,\TimeCounter_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[20]_i_1_n_4 ,\TimeCounter_reg[20]_i_1_n_5 ,\TimeCounter_reg[20]_i_1_n_6 ,\TimeCounter_reg[20]_i_1_n_7 }), + .S(TimeCounter_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[21] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_6 ), + .Q(TimeCounter_reg[21]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[22] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_5 ), + .Q(TimeCounter_reg[22]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[23] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[20]_i_1_n_4 ), + .Q(TimeCounter_reg[23]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[24] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_7 ), + .Q(TimeCounter_reg[24]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[24]_i_1 + (.CI(\TimeCounter_reg[20]_i_1_n_0 ), + .CO({\TimeCounter_reg[24]_i_1_n_0 ,\TimeCounter_reg[24]_i_1_n_1 ,\TimeCounter_reg[24]_i_1_n_2 ,\TimeCounter_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[24]_i_1_n_4 ,\TimeCounter_reg[24]_i_1_n_5 ,\TimeCounter_reg[24]_i_1_n_6 ,\TimeCounter_reg[24]_i_1_n_7 }), + .S(TimeCounter_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[25] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_6 ), + .Q(TimeCounter_reg[25]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[26] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_5 ), + .Q(TimeCounter_reg[26]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[27] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[24]_i_1_n_4 ), + .Q(TimeCounter_reg[27]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[28] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_7 ), + .Q(TimeCounter_reg[28]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[28]_i_1 + (.CI(\TimeCounter_reg[24]_i_1_n_0 ), + .CO({\NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED [3],\TimeCounter_reg[28]_i_1_n_1 ,\TimeCounter_reg[28]_i_1_n_2 ,\TimeCounter_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[28]_i_1_n_4 ,\TimeCounter_reg[28]_i_1_n_5 ,\TimeCounter_reg[28]_i_1_n_6 ,\TimeCounter_reg[28]_i_1_n_7 }), + .S(TimeCounter_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[29] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_6 ), + .Q(TimeCounter_reg[29]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[2] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_5 ), + .Q(TimeCounter_reg[2]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[30] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_5 ), + .Q(TimeCounter_reg[30]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[31] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[28]_i_1_n_4 ), + .Q(TimeCounter_reg[31]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[3] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[0]_i_1_n_4 ), + .Q(TimeCounter_reg[3]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[4] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_7 ), + .Q(TimeCounter_reg[4]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[4]_i_1 + (.CI(\TimeCounter_reg[0]_i_1_n_0 ), + .CO({\TimeCounter_reg[4]_i_1_n_0 ,\TimeCounter_reg[4]_i_1_n_1 ,\TimeCounter_reg[4]_i_1_n_2 ,\TimeCounter_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[4]_i_1_n_4 ,\TimeCounter_reg[4]_i_1_n_5 ,\TimeCounter_reg[4]_i_1_n_6 ,\TimeCounter_reg[4]_i_1_n_7 }), + .S(TimeCounter_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[5] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_6 ), + .Q(TimeCounter_reg[5]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[6] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_5 ), + .Q(TimeCounter_reg[6]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[7] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[4]_i_1_n_4 ), + .Q(TimeCounter_reg[7]), + .R(deadTimeCounterReset_reg_n_0)); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[8] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_7 ), + .Q(TimeCounter_reg[8]), + .R(deadTimeCounterReset_reg_n_0)); + CARRY4 \TimeCounter_reg[8]_i_1 + (.CI(\TimeCounter_reg[4]_i_1_n_0 ), + .CO({\TimeCounter_reg[8]_i_1_n_0 ,\TimeCounter_reg[8]_i_1_n_1 ,\TimeCounter_reg[8]_i_1_n_2 ,\TimeCounter_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\TimeCounter_reg[8]_i_1_n_4 ,\TimeCounter_reg[8]_i_1_n_5 ,\TimeCounter_reg[8]_i_1_n_6 ,\TimeCounter_reg[8]_i_1_n_7 }), + .S(TimeCounter_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \TimeCounter_reg[9] + (.C(externalCLK), + .CE(sel), + .D(\TimeCounter_reg[8]_i_1_n_6 ), + .Q(TimeCounter_reg[9]), + .R(deadTimeCounterReset_reg_n_0)); + LUT6 #( + .INIT(64'hFFFFFFFE0000000E)) + deadTimeCounterReset_i_1 + (.I0(deadTimeCounterReset_i_2_n_0), + .I1(\FSM_onehot_lineconfig[6]_i_4_n_0 ), + .I2(reset), + .I3(breaking_en), + .I4(deadTimeCounterReset_i_3_n_0), + .I5(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair5" *) + LUT3 #( + .INIT(8'hFE)) + deadTimeCounterReset_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .O(deadTimeCounterReset_i_2_n_0)); + LUT6 #( + .INIT(64'h0000000022220020)) + deadTimeCounterReset_i_3 + (.I0(deadTimeCounterReset_i_4_n_0), + .I1(deadTimeCounterReset_i_2_n_0), + .I2(deadTimeCounterReset_i_5_n_0), + .I3(deadTimeCounterReset_i_6_n_0), + .I4(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I5(deadTimeCounterReset_i_7_n_0), + .O(deadTimeCounterReset_i_3_n_0)); + LUT6 #( + .INIT(64'h555D555555555555)) + deadTimeCounterReset_i_4 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I1(deadTimeOK), + .I2(TKin1), + .I3(TKin1_triggered), + .I4(TKin0), + .I5(TKin0_triggered), + .O(deadTimeCounterReset_i_4_n_0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h08)) + deadTimeCounterReset_i_5 + (.I0(deadTimeOK), + .I1(ready), + .I2(er), + .O(deadTimeCounterReset_i_5_n_0)); + (* SOFT_HLUTNM = "soft_lutpair2" *) + LUT4 #( + .INIT(16'hF777)) + deadTimeCounterReset_i_6 + (.I0(TKin0), + .I1(TKin1), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(deadTimeCounterReset_reg_n_0), + .O(deadTimeCounterReset_i_6_n_0)); + LUT6 #( + .INIT(64'hAAAAA2AAAAAAAAAA)) + deadTimeCounterReset_i_7 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I1(TKin1), + .I2(TKin0), + .I3(deadTimeOK), + .I4(TKin0_triggered), + .I5(TKin1_triggered), + .O(deadTimeCounterReset_i_7_n_0)); + FDRE #( + .INIT(1'b0)) + deadTimeCounterReset_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeCounterReset_i_1_n_0), + .Q(deadTimeCounterReset_reg_n_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair8" *) + LUT3 #( + .INIT(8'h0D)) + deadTimeOK_i_1 + (.I0(sel), + .I1(deadTimeOK), + .I2(deadTimeCounterReset_reg_n_0), + .O(deadTimeOK_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + deadTimeOK_reg + (.C(externalCLK), + .CE(1'b1), + .D(deadTimeOK_i_1_n_0), + .Q(deadTimeOK), + .R(1'b0)); + LUT6 #( + .INIT(64'hDDDDDDD0DDDDDDDD)) + key1_i_1 + (.I0(breaking_en), + .I1(TKin0), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I5(key1_i_2_n_0), + .O(key1_i_1_n_0)); + (* SOFT_HLUTNM = "soft_lutpair6" *) + LUT4 #( + .INIT(16'h0001)) + key1_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I3(breaking_en), + .O(key1_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key1_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_reg_n_0), + .Q(key1_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key1_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key1_i_1_n_0), + .Q(key1_reg_n_0), + .R(1'b0)); + LUT1 #( + .INIT(2'h1)) + key2_i_1 + (.I0(reset), + .O(p_0_in)); + LUT6 #( + .INIT(64'hAAAAAAAAFFFFFFFC)) + key2_i_2 + (.I0(TKin1), + .I1(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I4(\FSM_onehot_lineconfig_reg_n_0_[1] ), + .I5(breaking_en), + .O(key2_i_2_n_0)); + FDRE #( + .INIT(1'b1)) + key2_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_reg_n_0), + .Q(key2_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key2_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key2_i_2_n_0), + .Q(key2_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFCFF)) + key3_i_1 + (.I0(key3_reg_n_0), + .I1(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig[5]_i_2_n_0 ), + .I4(reset), + .I5(breaking_en), + .O(key3_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + key3_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key3_reg_n_0), + .Q(key3_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key3_reg + (.C(externalCLK), + .CE(1'b1), + .D(key3_i_1_n_0), + .Q(key3_reg_n_0), + .R(1'b0)); + LUT6 #( + .INIT(64'hAAAAFFFFAAAAFFFC)) + key4_i_1 + (.I0(key4_reg_n_0), + .I1(key3), + .I2(\FSM_onehot_lineconfig_reg_n_0_[6] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[5] ), + .I4(reset), + .I5(breaking_en), + .O(key4_i_1_n_0)); + LUT4 #( + .INIT(16'hFFFE)) + key4_i_2 + (.I0(\FSM_onehot_lineconfig_reg_n_0_[2] ), + .I1(\FSM_onehot_lineconfig_reg_n_0_[0] ), + .I2(\FSM_onehot_lineconfig_reg_n_0_[4] ), + .I3(\FSM_onehot_lineconfig_reg_n_0_[3] ), + .O(key3)); + FDRE #( + .INIT(1'b1)) + key4_prev_reg + (.C(externalCLK), + .CE(p_0_in), + .D(key4_reg_n_0), + .Q(key4_prev), + .R(1'b0)); + FDRE #( + .INIT(1'b1)) + key4_reg + (.C(externalCLK), + .CE(1'b1), + .D(key4_i_1_n_0), + .Q(key4_reg_n_0), + .R(1'b0)); + CARRY4 ltOp__15_carry + (.CI(1'b0), + .CO({ltOp__15_carry_n_0,ltOp__15_carry_n_1,ltOp__15_carry_n_2,ltOp__15_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry_i_1_n_0,ltOp__15_carry_i_2_n_0,ltOp__15_carry_i_3_n_0,ltOp__15_carry_i_4_n_0}), + .O(NLW_ltOp__15_carry_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry_i_5_n_0,ltOp__15_carry_i_6_n_0,ltOp__15_carry_i_7_n_0,ltOp__15_carry_i_8_n_0})); + CARRY4 ltOp__15_carry__0 + (.CI(ltOp__15_carry_n_0), + .CO({ltOp__15_carry__0_n_0,ltOp__15_carry__0_n_1,ltOp__15_carry__0_n_2,ltOp__15_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__0_i_1_n_0,ltOp__15_carry__0_i_2_n_0,ltOp__15_carry__0_i_3_n_0,ltOp__15_carry__0_i_4_n_0}), + .O(NLW_ltOp__15_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__0_i_5_n_0,ltOp__15_carry__0_i_6_n_0,ltOp__15_carry__0_i_7_n_0,ltOp__15_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_1 + (.I0(minTime[15]), + .I1(minTimeCounter_low_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_low_reg[14]), + .O(ltOp__15_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_2 + (.I0(minTime[13]), + .I1(minTimeCounter_low_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_low_reg[12]), + .O(ltOp__15_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_3 + (.I0(minTime[11]), + .I1(minTimeCounter_low_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_low_reg[10]), + .O(ltOp__15_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__0_i_4 + (.I0(minTime[9]), + .I1(minTimeCounter_low_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_low_reg[8]), + .O(ltOp__15_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_5 + (.I0(minTimeCounter_low_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_low_reg[14]), + .I3(minTime[14]), + .O(ltOp__15_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_6 + (.I0(minTimeCounter_low_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_low_reg[12]), + .I3(minTime[12]), + .O(ltOp__15_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_7 + (.I0(minTimeCounter_low_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_low_reg[10]), + .I3(minTime[10]), + .O(ltOp__15_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__0_i_8 + (.I0(minTimeCounter_low_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_low_reg[8]), + .I3(minTime[8]), + .O(ltOp__15_carry__0_i_8_n_0)); + CARRY4 ltOp__15_carry__1 + (.CI(ltOp__15_carry__0_n_0), + .CO({ltOp__15_carry__1_n_0,ltOp__15_carry__1_n_1,ltOp__15_carry__1_n_2,ltOp__15_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__1_i_1_n_0,ltOp__15_carry__1_i_2_n_0,ltOp__15_carry__1_i_3_n_0,ltOp__15_carry__1_i_4_n_0}), + .O(NLW_ltOp__15_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__1_i_5_n_0,ltOp__15_carry__1_i_6_n_0,ltOp__15_carry__1_i_7_n_0,ltOp__15_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_1 + (.I0(minTime[23]), + .I1(minTimeCounter_low_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_low_reg[22]), + .O(ltOp__15_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_2 + (.I0(minTime[21]), + .I1(minTimeCounter_low_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_low_reg[20]), + .O(ltOp__15_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_3 + (.I0(minTime[19]), + .I1(minTimeCounter_low_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_low_reg[18]), + .O(ltOp__15_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__1_i_4 + (.I0(minTime[17]), + .I1(minTimeCounter_low_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_low_reg[16]), + .O(ltOp__15_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_5 + (.I0(minTimeCounter_low_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_low_reg[22]), + .I3(minTime[22]), + .O(ltOp__15_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_6 + (.I0(minTimeCounter_low_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_low_reg[20]), + .I3(minTime[20]), + .O(ltOp__15_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_7 + (.I0(minTimeCounter_low_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_low_reg[18]), + .I3(minTime[18]), + .O(ltOp__15_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__1_i_8 + (.I0(minTimeCounter_low_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_low_reg[16]), + .I3(minTime[16]), + .O(ltOp__15_carry__1_i_8_n_0)); + CARRY4 ltOp__15_carry__2 + (.CI(ltOp__15_carry__1_n_0), + .CO({ltOp__15_carry__2_n_0,ltOp__15_carry__2_n_1,ltOp__15_carry__2_n_2,ltOp__15_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__15_carry__2_i_1_n_0,ltOp__15_carry__2_i_2_n_0,ltOp__15_carry__2_i_3_n_0,ltOp__15_carry__2_i_4_n_0}), + .O(NLW_ltOp__15_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__15_carry__2_i_5_n_0,ltOp__15_carry__2_i_6_n_0,ltOp__15_carry__2_i_7_n_0,ltOp__15_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_1 + (.I0(minTime[31]), + .I1(minTimeCounter_low_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_low_reg[30]), + .O(ltOp__15_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_2 + (.I0(minTime[29]), + .I1(minTimeCounter_low_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_low_reg[28]), + .O(ltOp__15_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_3 + (.I0(minTime[27]), + .I1(minTimeCounter_low_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_low_reg[26]), + .O(ltOp__15_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry__2_i_4 + (.I0(minTime[25]), + .I1(minTimeCounter_low_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_low_reg[24]), + .O(ltOp__15_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_5 + (.I0(minTimeCounter_low_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_low_reg[30]), + .I3(minTime[30]), + .O(ltOp__15_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_6 + (.I0(minTimeCounter_low_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_low_reg[28]), + .I3(minTime[28]), + .O(ltOp__15_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_7 + (.I0(minTimeCounter_low_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_low_reg[26]), + .I3(minTime[26]), + .O(ltOp__15_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry__2_i_8 + (.I0(minTimeCounter_low_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_low_reg[24]), + .I3(minTime[24]), + .O(ltOp__15_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_low_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_low_reg[6]), + .O(ltOp__15_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_low_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_low_reg[4]), + .O(ltOp__15_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_low_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_low_reg[2]), + .O(ltOp__15_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__15_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_low_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_low_reg[0]), + .O(ltOp__15_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_5 + (.I0(minTimeCounter_low_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_low_reg[6]), + .I3(minTime[6]), + .O(ltOp__15_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_6 + (.I0(minTimeCounter_low_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_low_reg[4]), + .I3(minTime[4]), + .O(ltOp__15_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_7 + (.I0(minTimeCounter_low_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_low_reg[2]), + .I3(minTime[2]), + .O(ltOp__15_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__15_carry_i_8 + (.I0(minTimeCounter_low_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_low_reg[0]), + .I3(minTime[0]), + .O(ltOp__15_carry_i_8_n_0)); + CARRY4 ltOp__31_carry + (.CI(1'b0), + .CO({ltOp__31_carry_n_0,ltOp__31_carry_n_1,ltOp__31_carry_n_2,ltOp__31_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1_n_0,ltOp__31_carry_i_2_n_0,ltOp__31_carry_i_3_n_0,ltOp__31_carry_i_4_n_0}), + .O(NLW_ltOp__31_carry_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5_n_0,ltOp__31_carry_i_6_n_0,ltOp__31_carry_i_7_n_0,ltOp__31_carry_i_8_n_0})); + CARRY4 ltOp__31_carry__0 + (.CI(ltOp__31_carry_n_0), + .CO({ltOp__31_carry__0_n_0,ltOp__31_carry__0_n_1,ltOp__31_carry__0_n_2,ltOp__31_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__0_n_0,ltOp__31_carry_i_2__0_n_0,ltOp__31_carry_i_3__0_n_0,ltOp__31_carry_i_4__0_n_0}), + .O(NLW_ltOp__31_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__0_n_0,ltOp__31_carry_i_6__0_n_0,ltOp__31_carry_i_7__0_n_0,ltOp__31_carry_i_8__0_n_0})); + CARRY4 ltOp__31_carry__1 + (.CI(ltOp__31_carry__0_n_0), + .CO({ltOp__31_carry__1_n_0,ltOp__31_carry__1_n_1,ltOp__31_carry__1_n_2,ltOp__31_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__1_n_0,ltOp__31_carry_i_2__1_n_0,ltOp__31_carry_i_3__1_n_0,ltOp__31_carry_i_4__1_n_0}), + .O(NLW_ltOp__31_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__1_n_0,ltOp__31_carry_i_6__1_n_0,ltOp__31_carry_i_7__1_n_0,ltOp__31_carry_i_8__1_n_0})); + CARRY4 ltOp__31_carry__2 + (.CI(ltOp__31_carry__1_n_0), + .CO({ltOp__31_carry__2_n_0,ltOp__31_carry__2_n_1,ltOp__31_carry__2_n_2,ltOp__31_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp__31_carry_i_1__2_n_0,ltOp__31_carry_i_2__2_n_0,ltOp__31_carry_i_3__2_n_0,ltOp__31_carry_i_4__2_n_0}), + .O(NLW_ltOp__31_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp__31_carry_i_5__2_n_0,ltOp__31_carry_i_6__2_n_0,ltOp__31_carry_i_7__2_n_0,ltOp__31_carry_i_8__2_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1 + (.I0(minTime[7]), + .I1(minTimeCounter_high_reg[7]), + .I2(minTime[6]), + .I3(minTimeCounter_high_reg[6]), + .O(ltOp__31_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__0 + (.I0(minTime[15]), + .I1(minTimeCounter_high_reg[15]), + .I2(minTime[14]), + .I3(minTimeCounter_high_reg[14]), + .O(ltOp__31_carry_i_1__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__1 + (.I0(minTime[23]), + .I1(minTimeCounter_high_reg[23]), + .I2(minTime[22]), + .I3(minTimeCounter_high_reg[22]), + .O(ltOp__31_carry_i_1__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_1__2 + (.I0(minTime[31]), + .I1(minTimeCounter_high_reg[31]), + .I2(minTime[30]), + .I3(minTimeCounter_high_reg[30]), + .O(ltOp__31_carry_i_1__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2 + (.I0(minTime[5]), + .I1(minTimeCounter_high_reg[5]), + .I2(minTime[4]), + .I3(minTimeCounter_high_reg[4]), + .O(ltOp__31_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__0 + (.I0(minTime[13]), + .I1(minTimeCounter_high_reg[13]), + .I2(minTime[12]), + .I3(minTimeCounter_high_reg[12]), + .O(ltOp__31_carry_i_2__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__1 + (.I0(minTime[21]), + .I1(minTimeCounter_high_reg[21]), + .I2(minTime[20]), + .I3(minTimeCounter_high_reg[20]), + .O(ltOp__31_carry_i_2__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_2__2 + (.I0(minTime[29]), + .I1(minTimeCounter_high_reg[29]), + .I2(minTime[28]), + .I3(minTimeCounter_high_reg[28]), + .O(ltOp__31_carry_i_2__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3 + (.I0(minTime[3]), + .I1(minTimeCounter_high_reg[3]), + .I2(minTime[2]), + .I3(minTimeCounter_high_reg[2]), + .O(ltOp__31_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__0 + (.I0(minTime[11]), + .I1(minTimeCounter_high_reg[11]), + .I2(minTime[10]), + .I3(minTimeCounter_high_reg[10]), + .O(ltOp__31_carry_i_3__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__1 + (.I0(minTime[19]), + .I1(minTimeCounter_high_reg[19]), + .I2(minTime[18]), + .I3(minTimeCounter_high_reg[18]), + .O(ltOp__31_carry_i_3__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_3__2 + (.I0(minTime[27]), + .I1(minTimeCounter_high_reg[27]), + .I2(minTime[26]), + .I3(minTimeCounter_high_reg[26]), + .O(ltOp__31_carry_i_3__2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4 + (.I0(minTime[1]), + .I1(minTimeCounter_high_reg[1]), + .I2(minTime[0]), + .I3(minTimeCounter_high_reg[0]), + .O(ltOp__31_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__0 + (.I0(minTime[9]), + .I1(minTimeCounter_high_reg[9]), + .I2(minTime[8]), + .I3(minTimeCounter_high_reg[8]), + .O(ltOp__31_carry_i_4__0_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__1 + (.I0(minTime[17]), + .I1(minTimeCounter_high_reg[17]), + .I2(minTime[16]), + .I3(minTimeCounter_high_reg[16]), + .O(ltOp__31_carry_i_4__1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp__31_carry_i_4__2 + (.I0(minTime[25]), + .I1(minTimeCounter_high_reg[25]), + .I2(minTime[24]), + .I3(minTimeCounter_high_reg[24]), + .O(ltOp__31_carry_i_4__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5 + (.I0(minTimeCounter_high_reg[7]), + .I1(minTime[7]), + .I2(minTimeCounter_high_reg[6]), + .I3(minTime[6]), + .O(ltOp__31_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__0 + (.I0(minTimeCounter_high_reg[15]), + .I1(minTime[15]), + .I2(minTimeCounter_high_reg[14]), + .I3(minTime[14]), + .O(ltOp__31_carry_i_5__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__1 + (.I0(minTimeCounter_high_reg[23]), + .I1(minTime[23]), + .I2(minTimeCounter_high_reg[22]), + .I3(minTime[22]), + .O(ltOp__31_carry_i_5__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_5__2 + (.I0(minTimeCounter_high_reg[31]), + .I1(minTime[31]), + .I2(minTimeCounter_high_reg[30]), + .I3(minTime[30]), + .O(ltOp__31_carry_i_5__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6 + (.I0(minTimeCounter_high_reg[5]), + .I1(minTime[5]), + .I2(minTimeCounter_high_reg[4]), + .I3(minTime[4]), + .O(ltOp__31_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__0 + (.I0(minTimeCounter_high_reg[13]), + .I1(minTime[13]), + .I2(minTimeCounter_high_reg[12]), + .I3(minTime[12]), + .O(ltOp__31_carry_i_6__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__1 + (.I0(minTimeCounter_high_reg[21]), + .I1(minTime[21]), + .I2(minTimeCounter_high_reg[20]), + .I3(minTime[20]), + .O(ltOp__31_carry_i_6__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_6__2 + (.I0(minTimeCounter_high_reg[29]), + .I1(minTime[29]), + .I2(minTimeCounter_high_reg[28]), + .I3(minTime[28]), + .O(ltOp__31_carry_i_6__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7 + (.I0(minTimeCounter_high_reg[3]), + .I1(minTime[3]), + .I2(minTimeCounter_high_reg[2]), + .I3(minTime[2]), + .O(ltOp__31_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__0 + (.I0(minTimeCounter_high_reg[11]), + .I1(minTime[11]), + .I2(minTimeCounter_high_reg[10]), + .I3(minTime[10]), + .O(ltOp__31_carry_i_7__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__1 + (.I0(minTimeCounter_high_reg[19]), + .I1(minTime[19]), + .I2(minTimeCounter_high_reg[18]), + .I3(minTime[18]), + .O(ltOp__31_carry_i_7__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_7__2 + (.I0(minTimeCounter_high_reg[27]), + .I1(minTime[27]), + .I2(minTimeCounter_high_reg[26]), + .I3(minTime[26]), + .O(ltOp__31_carry_i_7__2_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8 + (.I0(minTimeCounter_high_reg[1]), + .I1(minTime[1]), + .I2(minTimeCounter_high_reg[0]), + .I3(minTime[0]), + .O(ltOp__31_carry_i_8_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__0 + (.I0(minTimeCounter_high_reg[9]), + .I1(minTime[9]), + .I2(minTimeCounter_high_reg[8]), + .I3(minTime[8]), + .O(ltOp__31_carry_i_8__0_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__1 + (.I0(minTimeCounter_high_reg[17]), + .I1(minTime[17]), + .I2(minTimeCounter_high_reg[16]), + .I3(minTime[16]), + .O(ltOp__31_carry_i_8__1_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp__31_carry_i_8__2 + (.I0(minTimeCounter_high_reg[25]), + .I1(minTime[25]), + .I2(minTimeCounter_high_reg[24]), + .I3(minTime[24]), + .O(ltOp__31_carry_i_8__2_n_0)); + CARRY4 ltOp_carry + (.CI(1'b0), + .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}), + .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]), + .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0})); + CARRY4 ltOp_carry__0 + (.CI(ltOp_carry_n_0), + .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}), + .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]), + .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_1 + (.I0(deadTime[15]), + .I1(TimeCounter_reg[15]), + .I2(deadTime[14]), + .I3(TimeCounter_reg[14]), + .O(ltOp_carry__0_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_2 + (.I0(deadTime[13]), + .I1(TimeCounter_reg[13]), + .I2(deadTime[12]), + .I3(TimeCounter_reg[12]), + .O(ltOp_carry__0_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_3 + (.I0(deadTime[11]), + .I1(TimeCounter_reg[11]), + .I2(deadTime[10]), + .I3(TimeCounter_reg[10]), + .O(ltOp_carry__0_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__0_i_4 + (.I0(deadTime[9]), + .I1(TimeCounter_reg[9]), + .I2(deadTime[8]), + .I3(TimeCounter_reg[8]), + .O(ltOp_carry__0_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_5 + (.I0(TimeCounter_reg[15]), + .I1(deadTime[15]), + .I2(TimeCounter_reg[14]), + .I3(deadTime[14]), + .O(ltOp_carry__0_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_6 + (.I0(TimeCounter_reg[13]), + .I1(deadTime[13]), + .I2(TimeCounter_reg[12]), + .I3(deadTime[12]), + .O(ltOp_carry__0_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_7 + (.I0(TimeCounter_reg[11]), + .I1(deadTime[11]), + .I2(TimeCounter_reg[10]), + .I3(deadTime[10]), + .O(ltOp_carry__0_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__0_i_8 + (.I0(TimeCounter_reg[9]), + .I1(deadTime[9]), + .I2(TimeCounter_reg[8]), + .I3(deadTime[8]), + .O(ltOp_carry__0_i_8_n_0)); + CARRY4 ltOp_carry__1 + (.CI(ltOp_carry__0_n_0), + .CO({ltOp_carry__1_n_0,ltOp_carry__1_n_1,ltOp_carry__1_n_2,ltOp_carry__1_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__1_i_1_n_0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0,ltOp_carry__1_i_4_n_0}), + .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]), + .S({ltOp_carry__1_i_5_n_0,ltOp_carry__1_i_6_n_0,ltOp_carry__1_i_7_n_0,ltOp_carry__1_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_1 + (.I0(deadTime[23]), + .I1(TimeCounter_reg[23]), + .I2(deadTime[22]), + .I3(TimeCounter_reg[22]), + .O(ltOp_carry__1_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_2 + (.I0(deadTime[21]), + .I1(TimeCounter_reg[21]), + .I2(deadTime[20]), + .I3(TimeCounter_reg[20]), + .O(ltOp_carry__1_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_3 + (.I0(deadTime[19]), + .I1(TimeCounter_reg[19]), + .I2(deadTime[18]), + .I3(TimeCounter_reg[18]), + .O(ltOp_carry__1_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__1_i_4 + (.I0(deadTime[17]), + .I1(TimeCounter_reg[17]), + .I2(deadTime[16]), + .I3(TimeCounter_reg[16]), + .O(ltOp_carry__1_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_5 + (.I0(TimeCounter_reg[23]), + .I1(deadTime[23]), + .I2(TimeCounter_reg[22]), + .I3(deadTime[22]), + .O(ltOp_carry__1_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_6 + (.I0(TimeCounter_reg[21]), + .I1(deadTime[21]), + .I2(TimeCounter_reg[20]), + .I3(deadTime[20]), + .O(ltOp_carry__1_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_7 + (.I0(TimeCounter_reg[19]), + .I1(deadTime[19]), + .I2(TimeCounter_reg[18]), + .I3(deadTime[18]), + .O(ltOp_carry__1_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__1_i_8 + (.I0(TimeCounter_reg[17]), + .I1(deadTime[17]), + .I2(TimeCounter_reg[16]), + .I3(deadTime[16]), + .O(ltOp_carry__1_i_8_n_0)); + CARRY4 ltOp_carry__2 + (.CI(ltOp_carry__1_n_0), + .CO({sel,ltOp_carry__2_n_1,ltOp_carry__2_n_2,ltOp_carry__2_n_3}), + .CYINIT(1'b0), + .DI({ltOp_carry__2_i_1_n_0,ltOp_carry__2_i_2_n_0,ltOp_carry__2_i_3_n_0,ltOp_carry__2_i_4_n_0}), + .O(NLW_ltOp_carry__2_O_UNCONNECTED[3:0]), + .S({ltOp_carry__2_i_5_n_0,ltOp_carry__2_i_6_n_0,ltOp_carry__2_i_7_n_0,ltOp_carry__2_i_8_n_0})); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_1 + (.I0(deadTime[31]), + .I1(TimeCounter_reg[31]), + .I2(deadTime[30]), + .I3(TimeCounter_reg[30]), + .O(ltOp_carry__2_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_2 + (.I0(deadTime[29]), + .I1(TimeCounter_reg[29]), + .I2(deadTime[28]), + .I3(TimeCounter_reg[28]), + .O(ltOp_carry__2_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_3 + (.I0(deadTime[27]), + .I1(TimeCounter_reg[27]), + .I2(deadTime[26]), + .I3(TimeCounter_reg[26]), + .O(ltOp_carry__2_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry__2_i_4 + (.I0(deadTime[25]), + .I1(TimeCounter_reg[25]), + .I2(deadTime[24]), + .I3(TimeCounter_reg[24]), + .O(ltOp_carry__2_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_5 + (.I0(TimeCounter_reg[31]), + .I1(deadTime[31]), + .I2(TimeCounter_reg[30]), + .I3(deadTime[30]), + .O(ltOp_carry__2_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_6 + (.I0(TimeCounter_reg[29]), + .I1(deadTime[29]), + .I2(TimeCounter_reg[28]), + .I3(deadTime[28]), + .O(ltOp_carry__2_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_7 + (.I0(TimeCounter_reg[27]), + .I1(deadTime[27]), + .I2(TimeCounter_reg[26]), + .I3(deadTime[26]), + .O(ltOp_carry__2_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry__2_i_8 + (.I0(TimeCounter_reg[25]), + .I1(deadTime[25]), + .I2(TimeCounter_reg[24]), + .I3(deadTime[24]), + .O(ltOp_carry__2_i_8_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_1 + (.I0(deadTime[7]), + .I1(TimeCounter_reg[7]), + .I2(deadTime[6]), + .I3(TimeCounter_reg[6]), + .O(ltOp_carry_i_1_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_2 + (.I0(deadTime[5]), + .I1(TimeCounter_reg[5]), + .I2(deadTime[4]), + .I3(TimeCounter_reg[4]), + .O(ltOp_carry_i_2_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_3 + (.I0(deadTime[3]), + .I1(TimeCounter_reg[3]), + .I2(deadTime[2]), + .I3(TimeCounter_reg[2]), + .O(ltOp_carry_i_3_n_0)); + LUT4 #( + .INIT(16'h22B2)) + ltOp_carry_i_4 + (.I0(deadTime[1]), + .I1(TimeCounter_reg[1]), + .I2(deadTime[0]), + .I3(TimeCounter_reg[0]), + .O(ltOp_carry_i_4_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_5 + (.I0(TimeCounter_reg[7]), + .I1(deadTime[7]), + .I2(TimeCounter_reg[6]), + .I3(deadTime[6]), + .O(ltOp_carry_i_5_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_6 + (.I0(TimeCounter_reg[5]), + .I1(deadTime[5]), + .I2(TimeCounter_reg[4]), + .I3(deadTime[4]), + .O(ltOp_carry_i_6_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_7 + (.I0(TimeCounter_reg[3]), + .I1(deadTime[3]), + .I2(TimeCounter_reg[2]), + .I3(deadTime[2]), + .O(ltOp_carry_i_7_n_0)); + LUT4 #( + .INIT(16'h9009)) + ltOp_carry_i_8 + (.I0(TimeCounter_reg[1]), + .I1(deadTime[1]), + .I2(TimeCounter_reg[0]), + .I3(deadTime[0]), + .O(ltOp_carry_i_8_n_0)); + LUT6 #( + .INIT(64'h0000000022222F22)) + \minTimeCounter_high[0]_i_1 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(breaking_en), + .I5(reset), + .O(\minTimeCounter_high[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_high[0]_i_2 + (.I0(ltOp__31_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_high)); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_high[0]_i_4 + (.I0(minTimeCounter_high_reg[0]), + .O(\minTimeCounter_high[0]_i_4_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_high_reg[0]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_high_reg[0]_i_3_n_0 ,\minTimeCounter_high_reg[0]_i_3_n_1 ,\minTimeCounter_high_reg[0]_i_3_n_2 ,\minTimeCounter_high_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_high_reg[0]_i_3_n_4 ,\minTimeCounter_high_reg[0]_i_3_n_5 ,\minTimeCounter_high_reg[0]_i_3_n_6 ,\minTimeCounter_high_reg[0]_i_3_n_7 }), + .S({minTimeCounter_high_reg[3:1],\minTimeCounter_high[0]_i_4_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[10]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[11]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[12]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[12]_i_1 + (.CI(\minTimeCounter_high_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[12]_i_1_n_0 ,\minTimeCounter_high_reg[12]_i_1_n_1 ,\minTimeCounter_high_reg[12]_i_1_n_2 ,\minTimeCounter_high_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[12]_i_1_n_4 ,\minTimeCounter_high_reg[12]_i_1_n_5 ,\minTimeCounter_high_reg[12]_i_1_n_6 ,\minTimeCounter_high_reg[12]_i_1_n_7 }), + .S(minTimeCounter_high_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[13]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[14]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[15]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[16]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[16]_i_1 + (.CI(\minTimeCounter_high_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[16]_i_1_n_0 ,\minTimeCounter_high_reg[16]_i_1_n_1 ,\minTimeCounter_high_reg[16]_i_1_n_2 ,\minTimeCounter_high_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[16]_i_1_n_4 ,\minTimeCounter_high_reg[16]_i_1_n_5 ,\minTimeCounter_high_reg[16]_i_1_n_6 ,\minTimeCounter_high_reg[16]_i_1_n_7 }), + .S(minTimeCounter_high_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[17]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[18]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[19]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_high_reg[1]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[20]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[20]_i_1 + (.CI(\minTimeCounter_high_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[20]_i_1_n_0 ,\minTimeCounter_high_reg[20]_i_1_n_1 ,\minTimeCounter_high_reg[20]_i_1_n_2 ,\minTimeCounter_high_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[20]_i_1_n_4 ,\minTimeCounter_high_reg[20]_i_1_n_5 ,\minTimeCounter_high_reg[20]_i_1_n_6 ,\minTimeCounter_high_reg[20]_i_1_n_7 }), + .S(minTimeCounter_high_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[21]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[22]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[23]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[24]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[24]_i_1 + (.CI(\minTimeCounter_high_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[24]_i_1_n_0 ,\minTimeCounter_high_reg[24]_i_1_n_1 ,\minTimeCounter_high_reg[24]_i_1_n_2 ,\minTimeCounter_high_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[24]_i_1_n_4 ,\minTimeCounter_high_reg[24]_i_1_n_5 ,\minTimeCounter_high_reg[24]_i_1_n_6 ,\minTimeCounter_high_reg[24]_i_1_n_7 }), + .S(minTimeCounter_high_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[25]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[26]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[27]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[28]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[28]_i_1 + (.CI(\minTimeCounter_high_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_high_reg[28]_i_1_n_1 ,\minTimeCounter_high_reg[28]_i_1_n_2 ,\minTimeCounter_high_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[28]_i_1_n_4 ,\minTimeCounter_high_reg[28]_i_1_n_5 ,\minTimeCounter_high_reg[28]_i_1_n_6 ,\minTimeCounter_high_reg[28]_i_1_n_7 }), + .S(minTimeCounter_high_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[29]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_high_reg[2]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[30]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[31]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_high_reg[3]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[4]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[4]_i_1 + (.CI(\minTimeCounter_high_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_high_reg[4]_i_1_n_0 ,\minTimeCounter_high_reg[4]_i_1_n_1 ,\minTimeCounter_high_reg[4]_i_1_n_2 ,\minTimeCounter_high_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[4]_i_1_n_4 ,\minTimeCounter_high_reg[4]_i_1_n_5 ,\minTimeCounter_high_reg[4]_i_1_n_6 ,\minTimeCounter_high_reg[4]_i_1_n_7 }), + .S(minTimeCounter_high_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[5]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_high_reg[6]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_high_reg[7]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_high_reg[8]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_high_reg[8]_i_1 + (.CI(\minTimeCounter_high_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_high_reg[8]_i_1_n_0 ,\minTimeCounter_high_reg[8]_i_1_n_1 ,\minTimeCounter_high_reg[8]_i_1_n_2 ,\minTimeCounter_high_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_high_reg[8]_i_1_n_4 ,\minTimeCounter_high_reg[8]_i_1_n_5 ,\minTimeCounter_high_reg[8]_i_1_n_6 ,\minTimeCounter_high_reg[8]_i_1_n_7 }), + .S(minTimeCounter_high_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_high_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_high), + .D(\minTimeCounter_high_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_high_reg[9]), + .R(\minTimeCounter_high[0]_i_1_n_0 )); + LUT5 #( + .INIT(32'h0000440F)) + \minTimeCounter_low[0]_i_1 + (.I0(key2_reg_n_0), + .I1(key2_prev), + .I2(\minTimeCounter_low[0]_i_4_n_0 ), + .I3(breaking_en), + .I4(reset), + .O(\minTimeCounter_low[0]_i_1_n_0 )); + LUT2 #( + .INIT(4'h2)) + \minTimeCounter_low[0]_i_2 + (.I0(ltOp__15_carry__2_n_0), + .I1(reset), + .O(minTimeCounter_low)); + LUT4 #( + .INIT(16'hD0DD)) + \minTimeCounter_low[0]_i_4 + (.I0(key4_prev), + .I1(key4_reg_n_0), + .I2(key3_reg_n_0), + .I3(key3_prev), + .O(\minTimeCounter_low[0]_i_4_n_0 )); + LUT1 #( + .INIT(2'h1)) + \minTimeCounter_low[0]_i_5 + (.I0(minTimeCounter_low_reg[0]), + .O(\minTimeCounter_low[0]_i_5_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[0] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_7 ), + .Q(minTimeCounter_low_reg[0]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[0]_i_3 + (.CI(1'b0), + .CO({\minTimeCounter_low_reg[0]_i_3_n_0 ,\minTimeCounter_low_reg[0]_i_3_n_1 ,\minTimeCounter_low_reg[0]_i_3_n_2 ,\minTimeCounter_low_reg[0]_i_3_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b1}), + .O({\minTimeCounter_low_reg[0]_i_3_n_4 ,\minTimeCounter_low_reg[0]_i_3_n_5 ,\minTimeCounter_low_reg[0]_i_3_n_6 ,\minTimeCounter_low_reg[0]_i_3_n_7 }), + .S({minTimeCounter_low_reg[3:1],\minTimeCounter_low[0]_i_5_n_0 })); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[10] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[10]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[11] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[11]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[12] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[12]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[12]_i_1 + (.CI(\minTimeCounter_low_reg[8]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[12]_i_1_n_0 ,\minTimeCounter_low_reg[12]_i_1_n_1 ,\minTimeCounter_low_reg[12]_i_1_n_2 ,\minTimeCounter_low_reg[12]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[12]_i_1_n_4 ,\minTimeCounter_low_reg[12]_i_1_n_5 ,\minTimeCounter_low_reg[12]_i_1_n_6 ,\minTimeCounter_low_reg[12]_i_1_n_7 }), + .S(minTimeCounter_low_reg[15:12])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[13] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[13]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[14] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[14]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[15] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[12]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[15]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[16] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[16]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[16]_i_1 + (.CI(\minTimeCounter_low_reg[12]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[16]_i_1_n_0 ,\minTimeCounter_low_reg[16]_i_1_n_1 ,\minTimeCounter_low_reg[16]_i_1_n_2 ,\minTimeCounter_low_reg[16]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[16]_i_1_n_4 ,\minTimeCounter_low_reg[16]_i_1_n_5 ,\minTimeCounter_low_reg[16]_i_1_n_6 ,\minTimeCounter_low_reg[16]_i_1_n_7 }), + .S(minTimeCounter_low_reg[19:16])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[17] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[17]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[18] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[18]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[19] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[16]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[19]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[1] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_6 ), + .Q(minTimeCounter_low_reg[1]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[20] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[20]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[20]_i_1 + (.CI(\minTimeCounter_low_reg[16]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[20]_i_1_n_0 ,\minTimeCounter_low_reg[20]_i_1_n_1 ,\minTimeCounter_low_reg[20]_i_1_n_2 ,\minTimeCounter_low_reg[20]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[20]_i_1_n_4 ,\minTimeCounter_low_reg[20]_i_1_n_5 ,\minTimeCounter_low_reg[20]_i_1_n_6 ,\minTimeCounter_low_reg[20]_i_1_n_7 }), + .S(minTimeCounter_low_reg[23:20])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[21] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[21]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[22] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[22]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[23] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[20]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[23]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[24] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[24]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[24]_i_1 + (.CI(\minTimeCounter_low_reg[20]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[24]_i_1_n_0 ,\minTimeCounter_low_reg[24]_i_1_n_1 ,\minTimeCounter_low_reg[24]_i_1_n_2 ,\minTimeCounter_low_reg[24]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[24]_i_1_n_4 ,\minTimeCounter_low_reg[24]_i_1_n_5 ,\minTimeCounter_low_reg[24]_i_1_n_6 ,\minTimeCounter_low_reg[24]_i_1_n_7 }), + .S(minTimeCounter_low_reg[27:24])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[25] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[25]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[26] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[26]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[27] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[24]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[27]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[28] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[28]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[28]_i_1 + (.CI(\minTimeCounter_low_reg[24]_i_1_n_0 ), + .CO({\NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED [3],\minTimeCounter_low_reg[28]_i_1_n_1 ,\minTimeCounter_low_reg[28]_i_1_n_2 ,\minTimeCounter_low_reg[28]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[28]_i_1_n_4 ,\minTimeCounter_low_reg[28]_i_1_n_5 ,\minTimeCounter_low_reg[28]_i_1_n_6 ,\minTimeCounter_low_reg[28]_i_1_n_7 }), + .S(minTimeCounter_low_reg[31:28])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[29] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[29]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[2] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_5 ), + .Q(minTimeCounter_low_reg[2]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[30] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[30]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[31] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[28]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[31]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[3] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[0]_i_3_n_4 ), + .Q(minTimeCounter_low_reg[3]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[4] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[4]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[4]_i_1 + (.CI(\minTimeCounter_low_reg[0]_i_3_n_0 ), + .CO({\minTimeCounter_low_reg[4]_i_1_n_0 ,\minTimeCounter_low_reg[4]_i_1_n_1 ,\minTimeCounter_low_reg[4]_i_1_n_2 ,\minTimeCounter_low_reg[4]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[4]_i_1_n_4 ,\minTimeCounter_low_reg[4]_i_1_n_5 ,\minTimeCounter_low_reg[4]_i_1_n_6 ,\minTimeCounter_low_reg[4]_i_1_n_7 }), + .S(minTimeCounter_low_reg[7:4])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[5] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[5]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[6] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_5 ), + .Q(minTimeCounter_low_reg[6]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[7] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[4]_i_1_n_4 ), + .Q(minTimeCounter_low_reg[7]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[8] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_7 ), + .Q(minTimeCounter_low_reg[8]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + CARRY4 \minTimeCounter_low_reg[8]_i_1 + (.CI(\minTimeCounter_low_reg[4]_i_1_n_0 ), + .CO({\minTimeCounter_low_reg[8]_i_1_n_0 ,\minTimeCounter_low_reg[8]_i_1_n_1 ,\minTimeCounter_low_reg[8]_i_1_n_2 ,\minTimeCounter_low_reg[8]_i_1_n_3 }), + .CYINIT(1'b0), + .DI({1'b0,1'b0,1'b0,1'b0}), + .O({\minTimeCounter_low_reg[8]_i_1_n_4 ,\minTimeCounter_low_reg[8]_i_1_n_5 ,\minTimeCounter_low_reg[8]_i_1_n_6 ,\minTimeCounter_low_reg[8]_i_1_n_7 }), + .S(minTimeCounter_low_reg[11:8])); + FDRE #( + .INIT(1'b0)) + \minTimeCounter_low_reg[9] + (.C(externalCLK), + .CE(minTimeCounter_low), + .D(\minTimeCounter_low_reg[8]_i_1_n_6 ), + .Q(minTimeCounter_low_reg[9]), + .R(\minTimeCounter_low[0]_i_1_n_0 )); + LUT6 #( + .INIT(64'hEEFFEEEEE200E2E2)) + minTimeEr_i_1 + (.I0(minTimeEr_i_2_n_0), + .I1(minTimeEr_i_3_n_0), + .I2(minTimeEr_i_4_n_0), + .I3(minTimeEr_i_5_n_0), + .I4(minTimeEr_i_6_n_0), + .I5(minTimeEr_reg_0), + .O(minTimeEr_i_1_n_0)); + LUT4 #( + .INIT(16'h0111)) + minTimeEr_i_2 + (.I0(reset), + .I1(breaking_en), + .I2(minTimeEr_i_6_n_0), + .I3(minTimeEr_i_7_n_0), + .O(minTimeEr_i_2_n_0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT2 #( + .INIT(4'h2)) + minTimeEr_i_3 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_3_n_0)); + LUT6 #( + .INIT(64'h040404FF00000000)) + minTimeEr_i_4 + (.I0(minTimeOK_low), + .I1(key2_reg_n_0), + .I2(key2_prev), + .I3(minTimeEr_i_8_n_0), + .I4(minTimeOK_high), + .I5(minTime_En), + .O(minTimeEr_i_4_n_0)); + LUT6 #( + .INIT(64'h55555555F755F7F7)) + minTimeEr_i_5 + (.I0(minTimeEr_i_9_n_0), + .I1(key2_prev), + .I2(key2_reg_n_0), + .I3(key1_reg_n_0), + .I4(key1_prev), + .I5(minTimeEr_i_7_n_0), + .O(minTimeEr_i_5_n_0)); + LUT6 #( + .INIT(64'hFBFFFFFFBBFBFBFF)) + minTimeEr_i_6 + (.I0(minTimeOK_low), + .I1(minTime_En), + .I2(key3_prev), + .I3(key3_reg_n_0), + .I4(key4_reg_n_0), + .I5(key4_prev), + .O(minTimeEr_i_6_n_0)); + LUT6 #( + .INIT(64'hFFDFDDDDFFDFFFDF)) + minTimeEr_i_7 + (.I0(minTime_En), + .I1(minTimeOK_high), + .I2(key2_reg_n_0), + .I3(key2_prev), + .I4(key1_prev), + .I5(key1_reg_n_0), + .O(minTimeEr_i_7_n_0)); + LUT2 #( + .INIT(4'hB)) + minTimeEr_i_8 + (.I0(key1_prev), + .I1(key1_reg_n_0), + .O(minTimeEr_i_8_n_0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT2 #( + .INIT(4'h1)) + minTimeEr_i_9 + (.I0(breaking_en), + .I1(reset), + .O(minTimeEr_i_9_n_0)); + FDRE #( + .INIT(1'b0)) + minTimeEr_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeEr_i_1_n_0), + .Q(minTimeEr_reg_0), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair4" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_high_i_1 + (.I0(minTimeOK_high), + .I1(ltOp__31_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_high[0]_i_1_n_0 ), + .O(minTimeOK_high_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_high_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_high_i_1_n_0), + .Q(minTimeOK_high), + .R(1'b0)); + (* SOFT_HLUTNM = "soft_lutpair3" *) + LUT4 #( + .INIT(16'h00AB)) + minTimeOK_low_i_1 + (.I0(minTimeOK_low), + .I1(ltOp__15_carry__2_n_0), + .I2(reset), + .I3(\minTimeCounter_low[0]_i_1_n_0 ), + .O(minTimeOK_low_i_1_n_0)); + FDRE #( + .INIT(1'b1)) + minTimeOK_low_reg + (.C(externalCLK), + .CE(1'b1), + .D(minTimeOK_low_i_1_n_0), + .Q(minTimeOK_low), + .R(1'b0)); +endmodule +`ifndef GLBL +`define GLBL +`timescale 1 ps / 1 ps + +module glbl (); + + parameter ROC_WIDTH = 100000; + parameter TOC_WIDTH = 0; + +//-------- STARTUP Globals -------------- + wire GSR; + wire GTS; + wire GWE; + wire PRLD; + tri1 p_up_tmp; + tri (weak1, strong0) PLL_LOCKG = p_up_tmp; + + wire PROGB_GLBL; + wire CCLKO_GLBL; + wire FCSBO_GLBL; + wire [3:0] DO_GLBL; + wire [3:0] DI_GLBL; + + reg GSR_int; + reg GTS_int; + reg PRLD_int; + +//-------- JTAG Globals -------------- + wire JTAG_TDO_GLBL; + wire JTAG_TCK_GLBL; + wire JTAG_TDI_GLBL; + wire JTAG_TMS_GLBL; + wire JTAG_TRST_GLBL; + + reg JTAG_CAPTURE_GLBL; + reg JTAG_RESET_GLBL; + reg JTAG_SHIFT_GLBL; + reg JTAG_UPDATE_GLBL; + reg JTAG_RUNTEST_GLBL; + + reg JTAG_SEL1_GLBL = 0; + reg JTAG_SEL2_GLBL = 0 ; + reg JTAG_SEL3_GLBL = 0; + reg JTAG_SEL4_GLBL = 0; + + reg JTAG_USER_TDO1_GLBL = 1'bz; + reg JTAG_USER_TDO2_GLBL = 1'bz; + reg JTAG_USER_TDO3_GLBL = 1'bz; + reg JTAG_USER_TDO4_GLBL = 1'bz; + + assign (strong1, weak0) GSR = GSR_int; + assign (strong1, weak0) GTS = GTS_int; + assign (weak1, weak0) PRLD = PRLD_int; + + initial begin + GSR_int = 1'b1; + PRLD_int = 1'b1; + #(ROC_WIDTH) + GSR_int = 1'b0; + PRLD_int = 1'b0; + end + + initial begin + GTS_int = 1'b1; + #(TOC_WIDTH) + GTS_int = 1'b0; + end + +endmodule +`endif diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl new file mode 100644 index 0000000..a1cdce9 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_sim_netlist.vhdl @@ -0,0 +1,4183 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode funcsim -rename_top Inverter_3lvl_P0N_3lvl_1_1 -prefix +-- Inverter_3lvl_P0N_3lvl_1_1_ Inverter_3lvl_P0N_3lvl_0_4_sim_netlist.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or +-- synthesized. This netlist cannot be used for SDF annotated simulation. +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl is + port ( + minTimeEr_reg_0 : out STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC; + reset : in STD_LOGIC; + externalCLK : in STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + er : in STD_LOGIC; + ready : in STD_LOGIC; + minTime_En : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl is + signal \FSM_onehot_lineconfig[0]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[0]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[1]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[2]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[3]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[4]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[5]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_1_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_2_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_3_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_4_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_5_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig[6]_i_6_n_0\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[0]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[1]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[2]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[3]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[4]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[5]\ : STD_LOGIC; + signal \FSM_onehot_lineconfig_reg_n_0_[6]\ : STD_LOGIC; + signal PWM_out_0_i_1_n_0 : STD_LOGIC; + signal PWM_out_1_i_1_n_0 : STD_LOGIC; + signal PWM_out_2_i_1_n_0 : STD_LOGIC; + signal PWM_out_3_i_1_n_0 : STD_LOGIC; + signal TKin0_triggered : STD_LOGIC; + signal TKin0_triggered28_out : STD_LOGIC; + signal TKin0_triggered_i_1_n_0 : STD_LOGIC; + signal TKin1_triggered : STD_LOGIC; + signal TKin1_triggered_i_1_n_0 : STD_LOGIC; + signal \TimeCounter[0]_i_2_n_0\ : STD_LOGIC; + signal TimeCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \TimeCounter_reg[0]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[0]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \TimeCounter_reg[8]_i_1_n_7\ : STD_LOGIC; + signal deadTimeCounterReset_i_1_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_2_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_3_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_4_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_5_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_6_n_0 : STD_LOGIC; + signal deadTimeCounterReset_i_7_n_0 : STD_LOGIC; + signal deadTimeCounterReset_reg_n_0 : STD_LOGIC; + signal deadTimeOK : STD_LOGIC; + signal deadTimeOK_i_1_n_0 : STD_LOGIC; + signal key1_i_1_n_0 : STD_LOGIC; + signal key1_i_2_n_0 : STD_LOGIC; + signal key1_prev : STD_LOGIC; + signal key1_reg_n_0 : STD_LOGIC; + signal key2_i_2_n_0 : STD_LOGIC; + signal key2_prev : STD_LOGIC; + signal key2_reg_n_0 : STD_LOGIC; + signal key3 : STD_LOGIC; + signal key3_i_1_n_0 : STD_LOGIC; + signal key3_prev : STD_LOGIC; + signal key3_reg_n_0 : STD_LOGIC; + signal key4_i_1_n_0 : STD_LOGIC; + signal key4_prev : STD_LOGIC; + signal key4_reg_n_0 : STD_LOGIC; + signal \ltOp__15_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__15_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__15_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_0\ : STD_LOGIC; + signal \ltOp__15_carry_n_1\ : STD_LOGIC; + signal \ltOp__15_carry_n_2\ : STD_LOGIC; + signal \ltOp__15_carry_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__0_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__1_n_3\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_1\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_2\ : STD_LOGIC; + signal \ltOp__31_carry__2_n_3\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_3_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_4_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_5_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_6_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_7_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__0_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__1_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8__2_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_i_8_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_0\ : STD_LOGIC; + signal \ltOp__31_carry_n_1\ : STD_LOGIC; + signal \ltOp__31_carry_n_2\ : STD_LOGIC; + signal \ltOp__31_carry_n_3\ : STD_LOGIC; + signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_0\ : STD_LOGIC; + signal \ltOp_carry__0_n_1\ : STD_LOGIC; + signal \ltOp_carry__0_n_2\ : STD_LOGIC; + signal \ltOp_carry__0_n_3\ : STD_LOGIC; + signal \ltOp_carry__1_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_0\ : STD_LOGIC; + signal \ltOp_carry__1_n_1\ : STD_LOGIC; + signal \ltOp_carry__1_n_2\ : STD_LOGIC; + signal \ltOp_carry__1_n_3\ : STD_LOGIC; + signal \ltOp_carry__2_i_1_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_2_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_3_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_4_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_5_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_6_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_7_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_i_8_n_0\ : STD_LOGIC; + signal \ltOp_carry__2_n_1\ : STD_LOGIC; + signal \ltOp_carry__2_n_2\ : STD_LOGIC; + signal \ltOp_carry__2_n_3\ : STD_LOGIC; + signal ltOp_carry_i_1_n_0 : STD_LOGIC; + signal ltOp_carry_i_2_n_0 : STD_LOGIC; + signal ltOp_carry_i_3_n_0 : STD_LOGIC; + signal ltOp_carry_i_4_n_0 : STD_LOGIC; + signal ltOp_carry_i_5_n_0 : STD_LOGIC; + signal ltOp_carry_i_6_n_0 : STD_LOGIC; + signal ltOp_carry_i_7_n_0 : STD_LOGIC; + signal ltOp_carry_i_8_n_0 : STD_LOGIC; + signal ltOp_carry_n_0 : STD_LOGIC; + signal ltOp_carry_n_1 : STD_LOGIC; + signal ltOp_carry_n_2 : STD_LOGIC; + signal ltOp_carry_n_3 : STD_LOGIC; + signal minTimeCounter_high : STD_LOGIC; + signal \minTimeCounter_high[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high[0]_i_4_n_0\ : STD_LOGIC; + signal minTimeCounter_high_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_high_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_high_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeCounter_low : STD_LOGIC; + signal \minTimeCounter_low[0]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_4_n_0\ : STD_LOGIC; + signal \minTimeCounter_low[0]_i_5_n_0\ : STD_LOGIC; + signal minTimeCounter_low_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal \minTimeCounter_low_reg[0]_i_3_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[0]_i_3_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[12]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[16]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[20]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[24]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[28]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[4]_i_1_n_7\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_0\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_1\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_2\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_3\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_4\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_5\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_6\ : STD_LOGIC; + signal \minTimeCounter_low_reg[8]_i_1_n_7\ : STD_LOGIC; + signal minTimeEr_i_1_n_0 : STD_LOGIC; + signal minTimeEr_i_2_n_0 : STD_LOGIC; + signal minTimeEr_i_3_n_0 : STD_LOGIC; + signal minTimeEr_i_4_n_0 : STD_LOGIC; + signal minTimeEr_i_5_n_0 : STD_LOGIC; + signal minTimeEr_i_6_n_0 : STD_LOGIC; + signal minTimeEr_i_7_n_0 : STD_LOGIC; + signal minTimeEr_i_8_n_0 : STD_LOGIC; + signal minTimeEr_i_9_n_0 : STD_LOGIC; + signal \^mintimeer_reg_0\ : STD_LOGIC; + signal minTimeOK_high : STD_LOGIC; + signal minTimeOK_high_i_1_n_0 : STD_LOGIC; + signal minTimeOK_low : STD_LOGIC; + signal minTimeOK_low_i_1_n_0 : STD_LOGIC; + signal p_0_in : STD_LOGIC; + signal sel : STD_LOGIC; + signal \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_ltOp__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__15_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp__31_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); + signal \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + signal \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); + attribute SOFT_HLUTNM : string; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[0]_i_2\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[2]_i_1\ : label is "soft_lutpair0"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[4]_i_1\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[5]_i_2\ : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_2\ : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_3\ : label is "soft_lutpair1"; + attribute SOFT_HLUTNM of \FSM_onehot_lineconfig[6]_i_6\ : label is "soft_lutpair2"; + attribute FSM_ENCODED_STATES : string; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[0]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[1]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[2]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[3]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[4]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[5]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute FSM_ENCODED_STATES of \FSM_onehot_lineconfig_reg[6]\ : label is "p:0001000,zero:0100000,n:0000010,zero_p:0010000,closed:0000001,tech_closed:0000100,zero_n:1000000"; + attribute SOFT_HLUTNM of PWM_out_0_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of PWM_out_1_i_1 : label is "soft_lutpair7"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_2 : label is "soft_lutpair5"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_5 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of deadTimeCounterReset_i_6 : label is "soft_lutpair2"; + attribute SOFT_HLUTNM of deadTimeOK_i_1 : label is "soft_lutpair8"; + attribute SOFT_HLUTNM of key1_i_2 : label is "soft_lutpair6"; + attribute SOFT_HLUTNM of minTimeEr_i_3 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeEr_i_9 : label is "soft_lutpair3"; + attribute SOFT_HLUTNM of minTimeOK_high_i_1 : label is "soft_lutpair4"; + attribute SOFT_HLUTNM of minTimeOK_low_i_1 : label is "soft_lutpair3"; +begin + minTimeEr_reg_0 <= \^mintimeer_reg_0\; +\FSM_onehot_lineconfig[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE00000000" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig[0]_i_2_n_0\, + O => \FSM_onehot_lineconfig[0]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"8" + ) + port map ( + I0 => TKin1, + I1 => TKin0, + O => \FSM_onehot_lineconfig[0]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[1]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"1000FFFF00000000" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0_triggered, + I3 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => TKin0, + O => \FSM_onehot_lineconfig[1]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"00EFEF0F" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + I3 => TKin0, + I4 => TKin1, + O => \FSM_onehot_lineconfig[2]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[2]_i_2\: unisim.vcomponents.LUT6 + generic map( + INIT => X"900990099009FFFF" + ) + port map ( + I0 => TKin1, + I1 => TKin1_triggered, + I2 => TKin0, + I3 => TKin0_triggered, + I4 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + O => \FSM_onehot_lineconfig[2]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[3]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000055D50000" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1_triggered, + I3 => TKin0_triggered, + I4 => TKin1, + I5 => TKin0, + O => \FSM_onehot_lineconfig[3]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[4]_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"2230" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin1, + O => \FSM_onehot_lineconfig[4]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0CFF0C0D00050005" + ) + port map ( + I0 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => \FSM_onehot_lineconfig[5]_i_3_n_0\, + O => \FSM_onehot_lineconfig[5]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + O => \FSM_onehot_lineconfig[5]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[5]_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TKin0_triggered, + I1 => TKin0, + I2 => TKin1_triggered, + I3 => TKin1, + O => \FSM_onehot_lineconfig[5]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_1\: unisim.vcomponents.LUT3 + generic map( + INIT => X"0E" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_3_n_0\, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => breaking_en, + O => \FSM_onehot_lineconfig[6]_i_1_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"5504" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_2_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_3\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFEECAE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => \FSM_onehot_lineconfig[6]_i_3_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_4\: unisim.vcomponents.LUT6 + generic map( + INIT => X"AABAAAAAFFFFAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig[6]_i_5_n_0\, + I1 => er, + I2 => ready, + I3 => \FSM_onehot_lineconfig[6]_i_6_n_0\, + I4 => deadTimeOK, + I5 => \FSM_onehot_lineconfig[2]_i_2_n_0\, + O => \FSM_onehot_lineconfig[6]_i_4_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_5\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FC88A0A8" + ) + port map ( + I0 => deadTimeOK, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_5_n_0\ + ); +\FSM_onehot_lineconfig[6]_i_6\: unisim.vcomponents.LUT5 + generic map( + INIT => X"FF232323" + ) + port map ( + I0 => deadTimeCounterReset_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => TKin1, + I4 => TKin0, + O => \FSM_onehot_lineconfig[6]_i_6_n_0\ + ); +\FSM_onehot_lineconfig_reg[0]\: unisim.vcomponents.FDSE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[0]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[0]\, + S => reset + ); +\FSM_onehot_lineconfig_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[1]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[1]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[2]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[2]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[3]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[3]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[4]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[4]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[5]_i_1_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[5]\, + R => reset + ); +\FSM_onehot_lineconfig_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => \FSM_onehot_lineconfig[6]_i_1_n_0\, + D => \FSM_onehot_lineconfig[6]_i_2_n_0\, + Q => \FSM_onehot_lineconfig_reg_n_0_[6]\, + R => reset + ); +PWM_out_0_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key1_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_0_i_1_n_0 + ); +PWM_out_0_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_0_i_1_n_0, + Q => PWM_out_0, + R => '0' + ); +PWM_out_1_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFEF" + ) + port map ( + I0 => key2_reg_n_0, + I1 => er, + I2 => ready, + I3 => \^mintimeer_reg_0\, + O => PWM_out_1_i_1_n_0 + ); +PWM_out_1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_1_i_1_n_0, + Q => PWM_out_1, + R => '0' + ); +PWM_out_2_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_2_i_1_n_0 + ); +PWM_out_2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_2_i_1_n_0, + Q => PWM_out_2, + R => '0' + ); +PWM_out_3_i_1: unisim.vcomponents.LUT5 + generic map( + INIT => X"FFFFFFEF" + ) + port map ( + I0 => key4_reg_n_0, + I1 => \^mintimeer_reg_0\, + I2 => ready, + I3 => er, + I4 => breaking_en, + O => PWM_out_3_i_1_n_0 + ); +PWM_out_3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => PWM_out_3_i_1_n_0, + Q => PWM_out_3, + R => '0' + ); +TKin0_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => TKin1, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin0_triggered, + O => TKin0_triggered_i_1_n_0 + ); +TKin0_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin0_triggered_i_1_n_0, + Q => TKin0_triggered, + R => '0' + ); +TKin1_triggered_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AA08FFFFAA080000" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I2 => TKin0, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => TKin0_triggered28_out, + I5 => TKin1_triggered, + O => TKin1_triggered_i_1_n_0 + ); +TKin1_triggered_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"22AA22A820AA2020" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I3 => TKin0, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + O => TKin0_triggered28_out + ); +TKin1_triggered_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => TKin1_triggered_i_1_n_0, + Q => TKin1_triggered, + R => '0' + ); +\TimeCounter[0]_i_2\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => TimeCounter_reg(0), + O => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_7\, + Q => TimeCounter_reg(0), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \TimeCounter_reg[0]_i_1_n_0\, + CO(2) => \TimeCounter_reg[0]_i_1_n_1\, + CO(1) => \TimeCounter_reg[0]_i_1_n_2\, + CO(0) => \TimeCounter_reg[0]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \TimeCounter_reg[0]_i_1_n_4\, + O(2) => \TimeCounter_reg[0]_i_1_n_5\, + O(1) => \TimeCounter_reg[0]_i_1_n_6\, + O(0) => \TimeCounter_reg[0]_i_1_n_7\, + S(3 downto 1) => TimeCounter_reg(3 downto 1), + S(0) => \TimeCounter[0]_i_2_n_0\ + ); +\TimeCounter_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_5\, + Q => TimeCounter_reg(10), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_4\, + Q => TimeCounter_reg(11), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_7\, + Q => TimeCounter_reg(12), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[8]_i_1_n_0\, + CO(3) => \TimeCounter_reg[12]_i_1_n_0\, + CO(2) => \TimeCounter_reg[12]_i_1_n_1\, + CO(1) => \TimeCounter_reg[12]_i_1_n_2\, + CO(0) => \TimeCounter_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[12]_i_1_n_4\, + O(2) => \TimeCounter_reg[12]_i_1_n_5\, + O(1) => \TimeCounter_reg[12]_i_1_n_6\, + O(0) => \TimeCounter_reg[12]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(15 downto 12) + ); +\TimeCounter_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_6\, + Q => TimeCounter_reg(13), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_5\, + Q => TimeCounter_reg(14), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[12]_i_1_n_4\, + Q => TimeCounter_reg(15), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_7\, + Q => TimeCounter_reg(16), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[12]_i_1_n_0\, + CO(3) => \TimeCounter_reg[16]_i_1_n_0\, + CO(2) => \TimeCounter_reg[16]_i_1_n_1\, + CO(1) => \TimeCounter_reg[16]_i_1_n_2\, + CO(0) => \TimeCounter_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[16]_i_1_n_4\, + O(2) => \TimeCounter_reg[16]_i_1_n_5\, + O(1) => \TimeCounter_reg[16]_i_1_n_6\, + O(0) => \TimeCounter_reg[16]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(19 downto 16) + ); +\TimeCounter_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_6\, + Q => TimeCounter_reg(17), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_5\, + Q => TimeCounter_reg(18), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[16]_i_1_n_4\, + Q => TimeCounter_reg(19), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_6\, + Q => TimeCounter_reg(1), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_7\, + Q => TimeCounter_reg(20), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[16]_i_1_n_0\, + CO(3) => \TimeCounter_reg[20]_i_1_n_0\, + CO(2) => \TimeCounter_reg[20]_i_1_n_1\, + CO(1) => \TimeCounter_reg[20]_i_1_n_2\, + CO(0) => \TimeCounter_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[20]_i_1_n_4\, + O(2) => \TimeCounter_reg[20]_i_1_n_5\, + O(1) => \TimeCounter_reg[20]_i_1_n_6\, + O(0) => \TimeCounter_reg[20]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(23 downto 20) + ); +\TimeCounter_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_6\, + Q => TimeCounter_reg(21), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_5\, + Q => TimeCounter_reg(22), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[20]_i_1_n_4\, + Q => TimeCounter_reg(23), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_7\, + Q => TimeCounter_reg(24), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[20]_i_1_n_0\, + CO(3) => \TimeCounter_reg[24]_i_1_n_0\, + CO(2) => \TimeCounter_reg[24]_i_1_n_1\, + CO(1) => \TimeCounter_reg[24]_i_1_n_2\, + CO(0) => \TimeCounter_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[24]_i_1_n_4\, + O(2) => \TimeCounter_reg[24]_i_1_n_5\, + O(1) => \TimeCounter_reg[24]_i_1_n_6\, + O(0) => \TimeCounter_reg[24]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(27 downto 24) + ); +\TimeCounter_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_6\, + Q => TimeCounter_reg(25), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_5\, + Q => TimeCounter_reg(26), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[24]_i_1_n_4\, + Q => TimeCounter_reg(27), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_7\, + Q => TimeCounter_reg(28), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[24]_i_1_n_0\, + CO(3) => \NLW_TimeCounter_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \TimeCounter_reg[28]_i_1_n_1\, + CO(1) => \TimeCounter_reg[28]_i_1_n_2\, + CO(0) => \TimeCounter_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[28]_i_1_n_4\, + O(2) => \TimeCounter_reg[28]_i_1_n_5\, + O(1) => \TimeCounter_reg[28]_i_1_n_6\, + O(0) => \TimeCounter_reg[28]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(31 downto 28) + ); +\TimeCounter_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_6\, + Q => TimeCounter_reg(29), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_5\, + Q => TimeCounter_reg(2), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_5\, + Q => TimeCounter_reg(30), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[28]_i_1_n_4\, + Q => TimeCounter_reg(31), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[0]_i_1_n_4\, + Q => TimeCounter_reg(3), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_7\, + Q => TimeCounter_reg(4), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[0]_i_1_n_0\, + CO(3) => \TimeCounter_reg[4]_i_1_n_0\, + CO(2) => \TimeCounter_reg[4]_i_1_n_1\, + CO(1) => \TimeCounter_reg[4]_i_1_n_2\, + CO(0) => \TimeCounter_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[4]_i_1_n_4\, + O(2) => \TimeCounter_reg[4]_i_1_n_5\, + O(1) => \TimeCounter_reg[4]_i_1_n_6\, + O(0) => \TimeCounter_reg[4]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(7 downto 4) + ); +\TimeCounter_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_6\, + Q => TimeCounter_reg(5), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_5\, + Q => TimeCounter_reg(6), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[4]_i_1_n_4\, + Q => TimeCounter_reg(7), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_7\, + Q => TimeCounter_reg(8), + R => deadTimeCounterReset_reg_n_0 + ); +\TimeCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \TimeCounter_reg[4]_i_1_n_0\, + CO(3) => \TimeCounter_reg[8]_i_1_n_0\, + CO(2) => \TimeCounter_reg[8]_i_1_n_1\, + CO(1) => \TimeCounter_reg[8]_i_1_n_2\, + CO(0) => \TimeCounter_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \TimeCounter_reg[8]_i_1_n_4\, + O(2) => \TimeCounter_reg[8]_i_1_n_5\, + O(1) => \TimeCounter_reg[8]_i_1_n_6\, + O(0) => \TimeCounter_reg[8]_i_1_n_7\, + S(3 downto 0) => TimeCounter_reg(11 downto 8) + ); +\TimeCounter_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => sel, + D => \TimeCounter_reg[8]_i_1_n_6\, + Q => TimeCounter_reg(9), + R => deadTimeCounterReset_reg_n_0 + ); +deadTimeCounterReset_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFFFFFFE0000000E" + ) + port map ( + I0 => deadTimeCounterReset_i_2_n_0, + I1 => \FSM_onehot_lineconfig[6]_i_4_n_0\, + I2 => reset, + I3 => breaking_en, + I4 => deadTimeCounterReset_i_3_n_0, + I5 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_1_n_0 + ); +deadTimeCounterReset_i_2: unisim.vcomponents.LUT3 + generic map( + INIT => X"FE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + O => deadTimeCounterReset_i_2_n_0 + ); +deadTimeCounterReset_i_3: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022220020" + ) + port map ( + I0 => deadTimeCounterReset_i_4_n_0, + I1 => deadTimeCounterReset_i_2_n_0, + I2 => deadTimeCounterReset_i_5_n_0, + I3 => deadTimeCounterReset_i_6_n_0, + I4 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I5 => deadTimeCounterReset_i_7_n_0, + O => deadTimeCounterReset_i_3_n_0 + ); +deadTimeCounterReset_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"555D555555555555" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I1 => deadTimeOK, + I2 => TKin1, + I3 => TKin1_triggered, + I4 => TKin0, + I5 => TKin0_triggered, + O => deadTimeCounterReset_i_4_n_0 + ); +deadTimeCounterReset_i_5: unisim.vcomponents.LUT3 + generic map( + INIT => X"08" + ) + port map ( + I0 => deadTimeOK, + I1 => ready, + I2 => er, + O => deadTimeCounterReset_i_5_n_0 + ); +deadTimeCounterReset_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"F777" + ) + port map ( + I0 => TKin0, + I1 => TKin1, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => deadTimeCounterReset_reg_n_0, + O => deadTimeCounterReset_i_6_n_0 + ); +deadTimeCounterReset_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAA2AAAAAAAAAA" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I1 => TKin1, + I2 => TKin0, + I3 => deadTimeOK, + I4 => TKin0_triggered, + I5 => TKin1_triggered, + O => deadTimeCounterReset_i_7_n_0 + ); +deadTimeCounterReset_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeCounterReset_i_1_n_0, + Q => deadTimeCounterReset_reg_n_0, + R => '0' + ); +deadTimeOK_i_1: unisim.vcomponents.LUT3 + generic map( + INIT => X"0D" + ) + port map ( + I0 => sel, + I1 => deadTimeOK, + I2 => deadTimeCounterReset_reg_n_0, + O => deadTimeOK_i_1_n_0 + ); +deadTimeOK_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => deadTimeOK_i_1_n_0, + Q => deadTimeOK, + R => '0' + ); +key1_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"DDDDDDD0DDDDDDDD" + ) + port map ( + I0 => breaking_en, + I1 => TKin0, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I5 => key1_i_2_n_0, + O => key1_i_1_n_0 + ); +key1_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0001" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I3 => breaking_en, + O => key1_i_2_n_0 + ); +key1_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_reg_n_0, + Q => key1_prev, + R => '0' + ); +key1_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key1_i_1_n_0, + Q => key1_reg_n_0, + R => '0' + ); +key2_i_1: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => reset, + O => p_0_in + ); +key2_i_2: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAAAAAFFFFFFFC" + ) + port map ( + I0 => TKin1, + I1 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I4 => \FSM_onehot_lineconfig_reg_n_0_[1]\, + I5 => breaking_en, + O => key2_i_2_n_0 + ); +key2_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_reg_n_0, + Q => key2_prev, + R => '0' + ); +key2_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key2_i_2_n_0, + Q => key2_reg_n_0, + R => '0' + ); +key3_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFCFF" + ) + port map ( + I0 => key3_reg_n_0, + I1 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig[5]_i_2_n_0\, + I4 => reset, + I5 => breaking_en, + O => key3_i_1_n_0 + ); +key3_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key3_reg_n_0, + Q => key3_prev, + R => '0' + ); +key3_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key3_i_1_n_0, + Q => key3_reg_n_0, + R => '0' + ); +key4_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"AAAAFFFFAAAAFFFC" + ) + port map ( + I0 => key4_reg_n_0, + I1 => key3, + I2 => \FSM_onehot_lineconfig_reg_n_0_[6]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[5]\, + I4 => reset, + I5 => breaking_en, + O => key4_i_1_n_0 + ); +key4_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"FFFE" + ) + port map ( + I0 => \FSM_onehot_lineconfig_reg_n_0_[2]\, + I1 => \FSM_onehot_lineconfig_reg_n_0_[0]\, + I2 => \FSM_onehot_lineconfig_reg_n_0_[4]\, + I3 => \FSM_onehot_lineconfig_reg_n_0_[3]\, + O => key3 + ); +key4_prev_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => p_0_in, + D => key4_reg_n_0, + Q => key4_prev, + R => '0' + ); +key4_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => key4_i_1_n_0, + Q => key4_reg_n_0, + R => '0' + ); +\ltOp__15_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__15_carry_n_0\, + CO(2) => \ltOp__15_carry_n_1\, + CO(1) => \ltOp__15_carry_n_2\, + CO(0) => \ltOp__15_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry_i_1_n_0\, + DI(2) => \ltOp__15_carry_i_2_n_0\, + DI(1) => \ltOp__15_carry_i_3_n_0\, + DI(0) => \ltOp__15_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry_i_5_n_0\, + S(2) => \ltOp__15_carry_i_6_n_0\, + S(1) => \ltOp__15_carry_i_7_n_0\, + S(0) => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__15_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry_n_0\, + CO(3) => \ltOp__15_carry__0_n_0\, + CO(2) => \ltOp__15_carry__0_n_1\, + CO(1) => \ltOp__15_carry__0_n_2\, + CO(0) => \ltOp__15_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__0_i_1_n_0\, + DI(2) => \ltOp__15_carry__0_i_2_n_0\, + DI(1) => \ltOp__15_carry__0_i_3_n_0\, + DI(0) => \ltOp__15_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__0_i_5_n_0\, + S(2) => \ltOp__15_carry__0_i_6_n_0\, + S(1) => \ltOp__15_carry__0_i_7_n_0\, + S(0) => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_low_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_low_reg(14), + O => \ltOp__15_carry__0_i_1_n_0\ + ); +\ltOp__15_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_low_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_low_reg(12), + O => \ltOp__15_carry__0_i_2_n_0\ + ); +\ltOp__15_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_low_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_low_reg(10), + O => \ltOp__15_carry__0_i_3_n_0\ + ); +\ltOp__15_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_low_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_low_reg(8), + O => \ltOp__15_carry__0_i_4_n_0\ + ); +\ltOp__15_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_low_reg(14), + I3 => minTime(14), + O => \ltOp__15_carry__0_i_5_n_0\ + ); +\ltOp__15_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_low_reg(12), + I3 => minTime(12), + O => \ltOp__15_carry__0_i_6_n_0\ + ); +\ltOp__15_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_low_reg(10), + I3 => minTime(10), + O => \ltOp__15_carry__0_i_7_n_0\ + ); +\ltOp__15_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_low_reg(8), + I3 => minTime(8), + O => \ltOp__15_carry__0_i_8_n_0\ + ); +\ltOp__15_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__0_n_0\, + CO(3) => \ltOp__15_carry__1_n_0\, + CO(2) => \ltOp__15_carry__1_n_1\, + CO(1) => \ltOp__15_carry__1_n_2\, + CO(0) => \ltOp__15_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__1_i_1_n_0\, + DI(2) => \ltOp__15_carry__1_i_2_n_0\, + DI(1) => \ltOp__15_carry__1_i_3_n_0\, + DI(0) => \ltOp__15_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__1_i_5_n_0\, + S(2) => \ltOp__15_carry__1_i_6_n_0\, + S(1) => \ltOp__15_carry__1_i_7_n_0\, + S(0) => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_low_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_low_reg(22), + O => \ltOp__15_carry__1_i_1_n_0\ + ); +\ltOp__15_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_low_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_low_reg(20), + O => \ltOp__15_carry__1_i_2_n_0\ + ); +\ltOp__15_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_low_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_low_reg(18), + O => \ltOp__15_carry__1_i_3_n_0\ + ); +\ltOp__15_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_low_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_low_reg(16), + O => \ltOp__15_carry__1_i_4_n_0\ + ); +\ltOp__15_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_low_reg(22), + I3 => minTime(22), + O => \ltOp__15_carry__1_i_5_n_0\ + ); +\ltOp__15_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_low_reg(20), + I3 => minTime(20), + O => \ltOp__15_carry__1_i_6_n_0\ + ); +\ltOp__15_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_low_reg(18), + I3 => minTime(18), + O => \ltOp__15_carry__1_i_7_n_0\ + ); +\ltOp__15_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_low_reg(16), + I3 => minTime(16), + O => \ltOp__15_carry__1_i_8_n_0\ + ); +\ltOp__15_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__15_carry__1_n_0\, + CO(3) => \ltOp__15_carry__2_n_0\, + CO(2) => \ltOp__15_carry__2_n_1\, + CO(1) => \ltOp__15_carry__2_n_2\, + CO(0) => \ltOp__15_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__15_carry__2_i_1_n_0\, + DI(2) => \ltOp__15_carry__2_i_2_n_0\, + DI(1) => \ltOp__15_carry__2_i_3_n_0\, + DI(0) => \ltOp__15_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__15_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__15_carry__2_i_5_n_0\, + S(2) => \ltOp__15_carry__2_i_6_n_0\, + S(1) => \ltOp__15_carry__2_i_7_n_0\, + S(0) => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_low_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_low_reg(30), + O => \ltOp__15_carry__2_i_1_n_0\ + ); +\ltOp__15_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_low_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_low_reg(28), + O => \ltOp__15_carry__2_i_2_n_0\ + ); +\ltOp__15_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_low_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_low_reg(26), + O => \ltOp__15_carry__2_i_3_n_0\ + ); +\ltOp__15_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_low_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_low_reg(24), + O => \ltOp__15_carry__2_i_4_n_0\ + ); +\ltOp__15_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_low_reg(30), + I3 => minTime(30), + O => \ltOp__15_carry__2_i_5_n_0\ + ); +\ltOp__15_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_low_reg(28), + I3 => minTime(28), + O => \ltOp__15_carry__2_i_6_n_0\ + ); +\ltOp__15_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_low_reg(26), + I3 => minTime(26), + O => \ltOp__15_carry__2_i_7_n_0\ + ); +\ltOp__15_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_low_reg(24), + I3 => minTime(24), + O => \ltOp__15_carry__2_i_8_n_0\ + ); +\ltOp__15_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_low_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_low_reg(6), + O => \ltOp__15_carry_i_1_n_0\ + ); +\ltOp__15_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_low_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_low_reg(4), + O => \ltOp__15_carry_i_2_n_0\ + ); +\ltOp__15_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_low_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_low_reg(2), + O => \ltOp__15_carry_i_3_n_0\ + ); +\ltOp__15_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_low_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_low_reg(0), + O => \ltOp__15_carry_i_4_n_0\ + ); +\ltOp__15_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_low_reg(6), + I3 => minTime(6), + O => \ltOp__15_carry_i_5_n_0\ + ); +\ltOp__15_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_low_reg(4), + I3 => minTime(4), + O => \ltOp__15_carry_i_6_n_0\ + ); +\ltOp__15_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_low_reg(2), + I3 => minTime(2), + O => \ltOp__15_carry_i_7_n_0\ + ); +\ltOp__15_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_low_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_low_reg(0), + I3 => minTime(0), + O => \ltOp__15_carry_i_8_n_0\ + ); +\ltOp__31_carry\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \ltOp__31_carry_n_0\, + CO(2) => \ltOp__31_carry_n_1\, + CO(1) => \ltOp__31_carry_n_2\, + CO(0) => \ltOp__31_carry_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1_n_0\, + DI(2) => \ltOp__31_carry_i_2_n_0\, + DI(1) => \ltOp__31_carry_i_3_n_0\, + DI(0) => \ltOp__31_carry_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5_n_0\, + S(2) => \ltOp__31_carry_i_6_n_0\, + S(1) => \ltOp__31_carry_i_7_n_0\, + S(0) => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry_n_0\, + CO(3) => \ltOp__31_carry__0_n_0\, + CO(2) => \ltOp__31_carry__0_n_1\, + CO(1) => \ltOp__31_carry__0_n_2\, + CO(0) => \ltOp__31_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__0_n_0\, + DI(2) => \ltOp__31_carry_i_2__0_n_0\, + DI(1) => \ltOp__31_carry_i_3__0_n_0\, + DI(0) => \ltOp__31_carry_i_4__0_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__0_n_0\, + S(2) => \ltOp__31_carry_i_6__0_n_0\, + S(1) => \ltOp__31_carry_i_7__0_n_0\, + S(0) => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__0_n_0\, + CO(3) => \ltOp__31_carry__1_n_0\, + CO(2) => \ltOp__31_carry__1_n_1\, + CO(1) => \ltOp__31_carry__1_n_2\, + CO(0) => \ltOp__31_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__1_n_0\, + DI(2) => \ltOp__31_carry_i_2__1_n_0\, + DI(1) => \ltOp__31_carry_i_3__1_n_0\, + DI(0) => \ltOp__31_carry_i_4__1_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__1_n_0\, + S(2) => \ltOp__31_carry_i_6__1_n_0\, + S(1) => \ltOp__31_carry_i_7__1_n_0\, + S(0) => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp__31_carry__1_n_0\, + CO(3) => \ltOp__31_carry__2_n_0\, + CO(2) => \ltOp__31_carry__2_n_1\, + CO(1) => \ltOp__31_carry__2_n_2\, + CO(0) => \ltOp__31_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp__31_carry_i_1__2_n_0\, + DI(2) => \ltOp__31_carry_i_2__2_n_0\, + DI(1) => \ltOp__31_carry_i_3__2_n_0\, + DI(0) => \ltOp__31_carry_i_4__2_n_0\, + O(3 downto 0) => \NLW_ltOp__31_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp__31_carry_i_5__2_n_0\, + S(2) => \ltOp__31_carry_i_6__2_n_0\, + S(1) => \ltOp__31_carry_i_7__2_n_0\, + S(0) => \ltOp__31_carry_i_8__2_n_0\ + ); +\ltOp__31_carry_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(7), + I1 => minTimeCounter_high_reg(7), + I2 => minTime(6), + I3 => minTimeCounter_high_reg(6), + O => \ltOp__31_carry_i_1_n_0\ + ); +\ltOp__31_carry_i_1__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(15), + I1 => minTimeCounter_high_reg(15), + I2 => minTime(14), + I3 => minTimeCounter_high_reg(14), + O => \ltOp__31_carry_i_1__0_n_0\ + ); +\ltOp__31_carry_i_1__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(23), + I1 => minTimeCounter_high_reg(23), + I2 => minTime(22), + I3 => minTimeCounter_high_reg(22), + O => \ltOp__31_carry_i_1__1_n_0\ + ); +\ltOp__31_carry_i_1__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(31), + I1 => minTimeCounter_high_reg(31), + I2 => minTime(30), + I3 => minTimeCounter_high_reg(30), + O => \ltOp__31_carry_i_1__2_n_0\ + ); +\ltOp__31_carry_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(5), + I1 => minTimeCounter_high_reg(5), + I2 => minTime(4), + I3 => minTimeCounter_high_reg(4), + O => \ltOp__31_carry_i_2_n_0\ + ); +\ltOp__31_carry_i_2__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(13), + I1 => minTimeCounter_high_reg(13), + I2 => minTime(12), + I3 => minTimeCounter_high_reg(12), + O => \ltOp__31_carry_i_2__0_n_0\ + ); +\ltOp__31_carry_i_2__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(21), + I1 => minTimeCounter_high_reg(21), + I2 => minTime(20), + I3 => minTimeCounter_high_reg(20), + O => \ltOp__31_carry_i_2__1_n_0\ + ); +\ltOp__31_carry_i_2__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(29), + I1 => minTimeCounter_high_reg(29), + I2 => minTime(28), + I3 => minTimeCounter_high_reg(28), + O => \ltOp__31_carry_i_2__2_n_0\ + ); +\ltOp__31_carry_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(3), + I1 => minTimeCounter_high_reg(3), + I2 => minTime(2), + I3 => minTimeCounter_high_reg(2), + O => \ltOp__31_carry_i_3_n_0\ + ); +\ltOp__31_carry_i_3__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(11), + I1 => minTimeCounter_high_reg(11), + I2 => minTime(10), + I3 => minTimeCounter_high_reg(10), + O => \ltOp__31_carry_i_3__0_n_0\ + ); +\ltOp__31_carry_i_3__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(19), + I1 => minTimeCounter_high_reg(19), + I2 => minTime(18), + I3 => minTimeCounter_high_reg(18), + O => \ltOp__31_carry_i_3__1_n_0\ + ); +\ltOp__31_carry_i_3__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(27), + I1 => minTimeCounter_high_reg(27), + I2 => minTime(26), + I3 => minTimeCounter_high_reg(26), + O => \ltOp__31_carry_i_3__2_n_0\ + ); +\ltOp__31_carry_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(1), + I1 => minTimeCounter_high_reg(1), + I2 => minTime(0), + I3 => minTimeCounter_high_reg(0), + O => \ltOp__31_carry_i_4_n_0\ + ); +\ltOp__31_carry_i_4__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(9), + I1 => minTimeCounter_high_reg(9), + I2 => minTime(8), + I3 => minTimeCounter_high_reg(8), + O => \ltOp__31_carry_i_4__0_n_0\ + ); +\ltOp__31_carry_i_4__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(17), + I1 => minTimeCounter_high_reg(17), + I2 => minTime(16), + I3 => minTimeCounter_high_reg(16), + O => \ltOp__31_carry_i_4__1_n_0\ + ); +\ltOp__31_carry_i_4__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => minTime(25), + I1 => minTimeCounter_high_reg(25), + I2 => minTime(24), + I3 => minTimeCounter_high_reg(24), + O => \ltOp__31_carry_i_4__2_n_0\ + ); +\ltOp__31_carry_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(7), + I1 => minTime(7), + I2 => minTimeCounter_high_reg(6), + I3 => minTime(6), + O => \ltOp__31_carry_i_5_n_0\ + ); +\ltOp__31_carry_i_5__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(15), + I1 => minTime(15), + I2 => minTimeCounter_high_reg(14), + I3 => minTime(14), + O => \ltOp__31_carry_i_5__0_n_0\ + ); +\ltOp__31_carry_i_5__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(23), + I1 => minTime(23), + I2 => minTimeCounter_high_reg(22), + I3 => minTime(22), + O => \ltOp__31_carry_i_5__1_n_0\ + ); +\ltOp__31_carry_i_5__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(31), + I1 => minTime(31), + I2 => minTimeCounter_high_reg(30), + I3 => minTime(30), + O => \ltOp__31_carry_i_5__2_n_0\ + ); +\ltOp__31_carry_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(5), + I1 => minTime(5), + I2 => minTimeCounter_high_reg(4), + I3 => minTime(4), + O => \ltOp__31_carry_i_6_n_0\ + ); +\ltOp__31_carry_i_6__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(13), + I1 => minTime(13), + I2 => minTimeCounter_high_reg(12), + I3 => minTime(12), + O => \ltOp__31_carry_i_6__0_n_0\ + ); +\ltOp__31_carry_i_6__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(21), + I1 => minTime(21), + I2 => minTimeCounter_high_reg(20), + I3 => minTime(20), + O => \ltOp__31_carry_i_6__1_n_0\ + ); +\ltOp__31_carry_i_6__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(29), + I1 => minTime(29), + I2 => minTimeCounter_high_reg(28), + I3 => minTime(28), + O => \ltOp__31_carry_i_6__2_n_0\ + ); +\ltOp__31_carry_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(3), + I1 => minTime(3), + I2 => minTimeCounter_high_reg(2), + I3 => minTime(2), + O => \ltOp__31_carry_i_7_n_0\ + ); +\ltOp__31_carry_i_7__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(11), + I1 => minTime(11), + I2 => minTimeCounter_high_reg(10), + I3 => minTime(10), + O => \ltOp__31_carry_i_7__0_n_0\ + ); +\ltOp__31_carry_i_7__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(19), + I1 => minTime(19), + I2 => minTimeCounter_high_reg(18), + I3 => minTime(18), + O => \ltOp__31_carry_i_7__1_n_0\ + ); +\ltOp__31_carry_i_7__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(27), + I1 => minTime(27), + I2 => minTimeCounter_high_reg(26), + I3 => minTime(26), + O => \ltOp__31_carry_i_7__2_n_0\ + ); +\ltOp__31_carry_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(1), + I1 => minTime(1), + I2 => minTimeCounter_high_reg(0), + I3 => minTime(0), + O => \ltOp__31_carry_i_8_n_0\ + ); +\ltOp__31_carry_i_8__0\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(9), + I1 => minTime(9), + I2 => minTimeCounter_high_reg(8), + I3 => minTime(8), + O => \ltOp__31_carry_i_8__0_n_0\ + ); +\ltOp__31_carry_i_8__1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(17), + I1 => minTime(17), + I2 => minTimeCounter_high_reg(16), + I3 => minTime(16), + O => \ltOp__31_carry_i_8__1_n_0\ + ); +\ltOp__31_carry_i_8__2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => minTimeCounter_high_reg(25), + I1 => minTime(25), + I2 => minTimeCounter_high_reg(24), + I3 => minTime(24), + O => \ltOp__31_carry_i_8__2_n_0\ + ); +ltOp_carry: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => ltOp_carry_n_0, + CO(2) => ltOp_carry_n_1, + CO(1) => ltOp_carry_n_2, + CO(0) => ltOp_carry_n_3, + CYINIT => '0', + DI(3) => ltOp_carry_i_1_n_0, + DI(2) => ltOp_carry_i_2_n_0, + DI(1) => ltOp_carry_i_3_n_0, + DI(0) => ltOp_carry_i_4_n_0, + O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0), + S(3) => ltOp_carry_i_5_n_0, + S(2) => ltOp_carry_i_6_n_0, + S(1) => ltOp_carry_i_7_n_0, + S(0) => ltOp_carry_i_8_n_0 + ); +\ltOp_carry__0\: unisim.vcomponents.CARRY4 + port map ( + CI => ltOp_carry_n_0, + CO(3) => \ltOp_carry__0_n_0\, + CO(2) => \ltOp_carry__0_n_1\, + CO(1) => \ltOp_carry__0_n_2\, + CO(0) => \ltOp_carry__0_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__0_i_1_n_0\, + DI(2) => \ltOp_carry__0_i_2_n_0\, + DI(1) => \ltOp_carry__0_i_3_n_0\, + DI(0) => \ltOp_carry__0_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__0_i_5_n_0\, + S(2) => \ltOp_carry__0_i_6_n_0\, + S(1) => \ltOp_carry__0_i_7_n_0\, + S(0) => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(15), + I1 => TimeCounter_reg(15), + I2 => deadTime(14), + I3 => TimeCounter_reg(14), + O => \ltOp_carry__0_i_1_n_0\ + ); +\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(13), + I1 => TimeCounter_reg(13), + I2 => deadTime(12), + I3 => TimeCounter_reg(12), + O => \ltOp_carry__0_i_2_n_0\ + ); +\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(11), + I1 => TimeCounter_reg(11), + I2 => deadTime(10), + I3 => TimeCounter_reg(10), + O => \ltOp_carry__0_i_3_n_0\ + ); +\ltOp_carry__0_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(9), + I1 => TimeCounter_reg(9), + I2 => deadTime(8), + I3 => TimeCounter_reg(8), + O => \ltOp_carry__0_i_4_n_0\ + ); +\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(15), + I1 => deadTime(15), + I2 => TimeCounter_reg(14), + I3 => deadTime(14), + O => \ltOp_carry__0_i_5_n_0\ + ); +\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(13), + I1 => deadTime(13), + I2 => TimeCounter_reg(12), + I3 => deadTime(12), + O => \ltOp_carry__0_i_6_n_0\ + ); +\ltOp_carry__0_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(11), + I1 => deadTime(11), + I2 => TimeCounter_reg(10), + I3 => deadTime(10), + O => \ltOp_carry__0_i_7_n_0\ + ); +\ltOp_carry__0_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(9), + I1 => deadTime(9), + I2 => TimeCounter_reg(8), + I3 => deadTime(8), + O => \ltOp_carry__0_i_8_n_0\ + ); +\ltOp_carry__1\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__0_n_0\, + CO(3) => \ltOp_carry__1_n_0\, + CO(2) => \ltOp_carry__1_n_1\, + CO(1) => \ltOp_carry__1_n_2\, + CO(0) => \ltOp_carry__1_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__1_i_1_n_0\, + DI(2) => \ltOp_carry__1_i_2_n_0\, + DI(1) => \ltOp_carry__1_i_3_n_0\, + DI(0) => \ltOp_carry__1_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__1_i_5_n_0\, + S(2) => \ltOp_carry__1_i_6_n_0\, + S(1) => \ltOp_carry__1_i_7_n_0\, + S(0) => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__1_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(23), + I1 => TimeCounter_reg(23), + I2 => deadTime(22), + I3 => TimeCounter_reg(22), + O => \ltOp_carry__1_i_1_n_0\ + ); +\ltOp_carry__1_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(21), + I1 => TimeCounter_reg(21), + I2 => deadTime(20), + I3 => TimeCounter_reg(20), + O => \ltOp_carry__1_i_2_n_0\ + ); +\ltOp_carry__1_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(19), + I1 => TimeCounter_reg(19), + I2 => deadTime(18), + I3 => TimeCounter_reg(18), + O => \ltOp_carry__1_i_3_n_0\ + ); +\ltOp_carry__1_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(17), + I1 => TimeCounter_reg(17), + I2 => deadTime(16), + I3 => TimeCounter_reg(16), + O => \ltOp_carry__1_i_4_n_0\ + ); +\ltOp_carry__1_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(23), + I1 => deadTime(23), + I2 => TimeCounter_reg(22), + I3 => deadTime(22), + O => \ltOp_carry__1_i_5_n_0\ + ); +\ltOp_carry__1_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(21), + I1 => deadTime(21), + I2 => TimeCounter_reg(20), + I3 => deadTime(20), + O => \ltOp_carry__1_i_6_n_0\ + ); +\ltOp_carry__1_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(19), + I1 => deadTime(19), + I2 => TimeCounter_reg(18), + I3 => deadTime(18), + O => \ltOp_carry__1_i_7_n_0\ + ); +\ltOp_carry__1_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(17), + I1 => deadTime(17), + I2 => TimeCounter_reg(16), + I3 => deadTime(16), + O => \ltOp_carry__1_i_8_n_0\ + ); +\ltOp_carry__2\: unisim.vcomponents.CARRY4 + port map ( + CI => \ltOp_carry__1_n_0\, + CO(3) => sel, + CO(2) => \ltOp_carry__2_n_1\, + CO(1) => \ltOp_carry__2_n_2\, + CO(0) => \ltOp_carry__2_n_3\, + CYINIT => '0', + DI(3) => \ltOp_carry__2_i_1_n_0\, + DI(2) => \ltOp_carry__2_i_2_n_0\, + DI(1) => \ltOp_carry__2_i_3_n_0\, + DI(0) => \ltOp_carry__2_i_4_n_0\, + O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0), + S(3) => \ltOp_carry__2_i_5_n_0\, + S(2) => \ltOp_carry__2_i_6_n_0\, + S(1) => \ltOp_carry__2_i_7_n_0\, + S(0) => \ltOp_carry__2_i_8_n_0\ + ); +\ltOp_carry__2_i_1\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(31), + I1 => TimeCounter_reg(31), + I2 => deadTime(30), + I3 => TimeCounter_reg(30), + O => \ltOp_carry__2_i_1_n_0\ + ); +\ltOp_carry__2_i_2\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(29), + I1 => TimeCounter_reg(29), + I2 => deadTime(28), + I3 => TimeCounter_reg(28), + O => \ltOp_carry__2_i_2_n_0\ + ); +\ltOp_carry__2_i_3\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(27), + I1 => TimeCounter_reg(27), + I2 => deadTime(26), + I3 => TimeCounter_reg(26), + O => \ltOp_carry__2_i_3_n_0\ + ); +\ltOp_carry__2_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(25), + I1 => TimeCounter_reg(25), + I2 => deadTime(24), + I3 => TimeCounter_reg(24), + O => \ltOp_carry__2_i_4_n_0\ + ); +\ltOp_carry__2_i_5\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(31), + I1 => deadTime(31), + I2 => TimeCounter_reg(30), + I3 => deadTime(30), + O => \ltOp_carry__2_i_5_n_0\ + ); +\ltOp_carry__2_i_6\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(29), + I1 => deadTime(29), + I2 => TimeCounter_reg(28), + I3 => deadTime(28), + O => \ltOp_carry__2_i_6_n_0\ + ); +\ltOp_carry__2_i_7\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(27), + I1 => deadTime(27), + I2 => TimeCounter_reg(26), + I3 => deadTime(26), + O => \ltOp_carry__2_i_7_n_0\ + ); +\ltOp_carry__2_i_8\: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(25), + I1 => deadTime(25), + I2 => TimeCounter_reg(24), + I3 => deadTime(24), + O => \ltOp_carry__2_i_8_n_0\ + ); +ltOp_carry_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(7), + I1 => TimeCounter_reg(7), + I2 => deadTime(6), + I3 => TimeCounter_reg(6), + O => ltOp_carry_i_1_n_0 + ); +ltOp_carry_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(5), + I1 => TimeCounter_reg(5), + I2 => deadTime(4), + I3 => TimeCounter_reg(4), + O => ltOp_carry_i_2_n_0 + ); +ltOp_carry_i_3: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(3), + I1 => TimeCounter_reg(3), + I2 => deadTime(2), + I3 => TimeCounter_reg(2), + O => ltOp_carry_i_3_n_0 + ); +ltOp_carry_i_4: unisim.vcomponents.LUT4 + generic map( + INIT => X"22B2" + ) + port map ( + I0 => deadTime(1), + I1 => TimeCounter_reg(1), + I2 => deadTime(0), + I3 => TimeCounter_reg(0), + O => ltOp_carry_i_4_n_0 + ); +ltOp_carry_i_5: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(7), + I1 => deadTime(7), + I2 => TimeCounter_reg(6), + I3 => deadTime(6), + O => ltOp_carry_i_5_n_0 + ); +ltOp_carry_i_6: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(5), + I1 => deadTime(5), + I2 => TimeCounter_reg(4), + I3 => deadTime(4), + O => ltOp_carry_i_6_n_0 + ); +ltOp_carry_i_7: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(3), + I1 => deadTime(3), + I2 => TimeCounter_reg(2), + I3 => deadTime(2), + O => ltOp_carry_i_7_n_0 + ); +ltOp_carry_i_8: unisim.vcomponents.LUT4 + generic map( + INIT => X"9009" + ) + port map ( + I0 => TimeCounter_reg(1), + I1 => deadTime(1), + I2 => TimeCounter_reg(0), + I3 => deadTime(0), + O => ltOp_carry_i_8_n_0 + ); +\minTimeCounter_high[0]_i_1\: unisim.vcomponents.LUT6 + generic map( + INIT => X"0000000022222F22" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => breaking_en, + I5 => reset, + O => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__31_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_high + ); +\minTimeCounter_high[0]_i_4\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_high_reg(0), + O => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_7\, + Q => minTimeCounter_high_reg(0), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_high_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_high_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_high_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_high_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_high_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_high_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_high_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_high_reg(3 downto 1), + S(0) => \minTimeCounter_high[0]_i_4_n_0\ + ); +\minTimeCounter_high_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_5\, + Q => minTimeCounter_high_reg(10), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_4\, + Q => minTimeCounter_high_reg(11), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_7\, + Q => minTimeCounter_high_reg(12), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(15 downto 12) + ); +\minTimeCounter_high_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_6\, + Q => minTimeCounter_high_reg(13), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_5\, + Q => minTimeCounter_high_reg(14), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[12]_i_1_n_4\, + Q => minTimeCounter_high_reg(15), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_7\, + Q => minTimeCounter_high_reg(16), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(19 downto 16) + ); +\minTimeCounter_high_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_6\, + Q => minTimeCounter_high_reg(17), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_5\, + Q => minTimeCounter_high_reg(18), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[16]_i_1_n_4\, + Q => minTimeCounter_high_reg(19), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_6\, + Q => minTimeCounter_high_reg(1), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_7\, + Q => minTimeCounter_high_reg(20), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(23 downto 20) + ); +\minTimeCounter_high_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_6\, + Q => minTimeCounter_high_reg(21), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_5\, + Q => minTimeCounter_high_reg(22), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[20]_i_1_n_4\, + Q => minTimeCounter_high_reg(23), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_7\, + Q => minTimeCounter_high_reg(24), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(27 downto 24) + ); +\minTimeCounter_high_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_6\, + Q => minTimeCounter_high_reg(25), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_5\, + Q => minTimeCounter_high_reg(26), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[24]_i_1_n_4\, + Q => minTimeCounter_high_reg(27), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_7\, + Q => minTimeCounter_high_reg(28), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_high_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_high_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(31 downto 28) + ); +\minTimeCounter_high_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_6\, + Q => minTimeCounter_high_reg(29), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_5\, + Q => minTimeCounter_high_reg(2), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_5\, + Q => minTimeCounter_high_reg(30), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[28]_i_1_n_4\, + Q => minTimeCounter_high_reg(31), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[0]_i_3_n_4\, + Q => minTimeCounter_high_reg(3), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_7\, + Q => minTimeCounter_high_reg(4), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(7 downto 4) + ); +\minTimeCounter_high_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_6\, + Q => minTimeCounter_high_reg(5), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_5\, + Q => minTimeCounter_high_reg(6), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[4]_i_1_n_4\, + Q => minTimeCounter_high_reg(7), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_7\, + Q => minTimeCounter_high_reg(8), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_high_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_high_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_high_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_high_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_high_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_high_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_high_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_high_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_high_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_high_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_high_reg(11 downto 8) + ); +\minTimeCounter_high_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_high, + D => \minTimeCounter_high_reg[8]_i_1_n_6\, + Q => minTimeCounter_high_reg(9), + R => \minTimeCounter_high[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_1\: unisim.vcomponents.LUT5 + generic map( + INIT => X"0000440F" + ) + port map ( + I0 => key2_reg_n_0, + I1 => key2_prev, + I2 => \minTimeCounter_low[0]_i_4_n_0\, + I3 => breaking_en, + I4 => reset, + O => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low[0]_i_2\: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => \ltOp__15_carry__2_n_0\, + I1 => reset, + O => minTimeCounter_low + ); +\minTimeCounter_low[0]_i_4\: unisim.vcomponents.LUT4 + generic map( + INIT => X"D0DD" + ) + port map ( + I0 => key4_prev, + I1 => key4_reg_n_0, + I2 => key3_reg_n_0, + I3 => key3_prev, + O => \minTimeCounter_low[0]_i_4_n_0\ + ); +\minTimeCounter_low[0]_i_5\: unisim.vcomponents.LUT1 + generic map( + INIT => X"1" + ) + port map ( + I0 => minTimeCounter_low_reg(0), + O => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[0]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_7\, + Q => minTimeCounter_low_reg(0), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[0]_i_3\: unisim.vcomponents.CARRY4 + port map ( + CI => '0', + CO(3) => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(2) => \minTimeCounter_low_reg[0]_i_3_n_1\, + CO(1) => \minTimeCounter_low_reg[0]_i_3_n_2\, + CO(0) => \minTimeCounter_low_reg[0]_i_3_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0001", + O(3) => \minTimeCounter_low_reg[0]_i_3_n_4\, + O(2) => \minTimeCounter_low_reg[0]_i_3_n_5\, + O(1) => \minTimeCounter_low_reg[0]_i_3_n_6\, + O(0) => \minTimeCounter_low_reg[0]_i_3_n_7\, + S(3 downto 1) => minTimeCounter_low_reg(3 downto 1), + S(0) => \minTimeCounter_low[0]_i_5_n_0\ + ); +\minTimeCounter_low_reg[10]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_5\, + Q => minTimeCounter_low_reg(10), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[11]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_4\, + Q => minTimeCounter_low_reg(11), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_7\, + Q => minTimeCounter_low_reg(12), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[12]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[12]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[12]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[12]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[12]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[12]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[12]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[12]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(15 downto 12) + ); +\minTimeCounter_low_reg[13]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_6\, + Q => minTimeCounter_low_reg(13), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[14]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_5\, + Q => minTimeCounter_low_reg(14), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[15]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[12]_i_1_n_4\, + Q => minTimeCounter_low_reg(15), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_7\, + Q => minTimeCounter_low_reg(16), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[16]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[12]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[16]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[16]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[16]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[16]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[16]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[16]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[16]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(19 downto 16) + ); +\minTimeCounter_low_reg[17]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_6\, + Q => minTimeCounter_low_reg(17), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[18]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_5\, + Q => minTimeCounter_low_reg(18), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[19]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[16]_i_1_n_4\, + Q => minTimeCounter_low_reg(19), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[1]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_6\, + Q => minTimeCounter_low_reg(1), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_7\, + Q => minTimeCounter_low_reg(20), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[20]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[16]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[20]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[20]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[20]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[20]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[20]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[20]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[20]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(23 downto 20) + ); +\minTimeCounter_low_reg[21]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_6\, + Q => minTimeCounter_low_reg(21), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[22]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_5\, + Q => minTimeCounter_low_reg(22), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[23]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[20]_i_1_n_4\, + Q => minTimeCounter_low_reg(23), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_7\, + Q => minTimeCounter_low_reg(24), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[24]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[20]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[24]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[24]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[24]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[24]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[24]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[24]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[24]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(27 downto 24) + ); +\minTimeCounter_low_reg[25]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_6\, + Q => minTimeCounter_low_reg(25), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[26]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_5\, + Q => minTimeCounter_low_reg(26), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[27]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[24]_i_1_n_4\, + Q => minTimeCounter_low_reg(27), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_7\, + Q => minTimeCounter_low_reg(28), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[28]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[24]_i_1_n_0\, + CO(3) => \NLW_minTimeCounter_low_reg[28]_i_1_CO_UNCONNECTED\(3), + CO(2) => \minTimeCounter_low_reg[28]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[28]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[28]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[28]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[28]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[28]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[28]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(31 downto 28) + ); +\minTimeCounter_low_reg[29]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_6\, + Q => minTimeCounter_low_reg(29), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[2]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_5\, + Q => minTimeCounter_low_reg(2), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[30]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_5\, + Q => minTimeCounter_low_reg(30), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[31]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[28]_i_1_n_4\, + Q => minTimeCounter_low_reg(31), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[3]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[0]_i_3_n_4\, + Q => minTimeCounter_low_reg(3), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_7\, + Q => minTimeCounter_low_reg(4), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[4]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[0]_i_3_n_0\, + CO(3) => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[4]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[4]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[4]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[4]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[4]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[4]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[4]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(7 downto 4) + ); +\minTimeCounter_low_reg[5]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_6\, + Q => minTimeCounter_low_reg(5), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[6]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_5\, + Q => minTimeCounter_low_reg(6), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[7]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[4]_i_1_n_4\, + Q => minTimeCounter_low_reg(7), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_7\, + Q => minTimeCounter_low_reg(8), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +\minTimeCounter_low_reg[8]_i_1\: unisim.vcomponents.CARRY4 + port map ( + CI => \minTimeCounter_low_reg[4]_i_1_n_0\, + CO(3) => \minTimeCounter_low_reg[8]_i_1_n_0\, + CO(2) => \minTimeCounter_low_reg[8]_i_1_n_1\, + CO(1) => \minTimeCounter_low_reg[8]_i_1_n_2\, + CO(0) => \minTimeCounter_low_reg[8]_i_1_n_3\, + CYINIT => '0', + DI(3 downto 0) => B"0000", + O(3) => \minTimeCounter_low_reg[8]_i_1_n_4\, + O(2) => \minTimeCounter_low_reg[8]_i_1_n_5\, + O(1) => \minTimeCounter_low_reg[8]_i_1_n_6\, + O(0) => \minTimeCounter_low_reg[8]_i_1_n_7\, + S(3 downto 0) => minTimeCounter_low_reg(11 downto 8) + ); +\minTimeCounter_low_reg[9]\: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => minTimeCounter_low, + D => \minTimeCounter_low_reg[8]_i_1_n_6\, + Q => minTimeCounter_low_reg(9), + R => \minTimeCounter_low[0]_i_1_n_0\ + ); +minTimeEr_i_1: unisim.vcomponents.LUT6 + generic map( + INIT => X"EEFFEEEEE200E2E2" + ) + port map ( + I0 => minTimeEr_i_2_n_0, + I1 => minTimeEr_i_3_n_0, + I2 => minTimeEr_i_4_n_0, + I3 => minTimeEr_i_5_n_0, + I4 => minTimeEr_i_6_n_0, + I5 => \^mintimeer_reg_0\, + O => minTimeEr_i_1_n_0 + ); +minTimeEr_i_2: unisim.vcomponents.LUT4 + generic map( + INIT => X"0111" + ) + port map ( + I0 => reset, + I1 => breaking_en, + I2 => minTimeEr_i_6_n_0, + I3 => minTimeEr_i_7_n_0, + O => minTimeEr_i_2_n_0 + ); +minTimeEr_i_3: unisim.vcomponents.LUT2 + generic map( + INIT => X"2" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_3_n_0 + ); +minTimeEr_i_4: unisim.vcomponents.LUT6 + generic map( + INIT => X"040404FF00000000" + ) + port map ( + I0 => minTimeOK_low, + I1 => key2_reg_n_0, + I2 => key2_prev, + I3 => minTimeEr_i_8_n_0, + I4 => minTimeOK_high, + I5 => minTime_En, + O => minTimeEr_i_4_n_0 + ); +minTimeEr_i_5: unisim.vcomponents.LUT6 + generic map( + INIT => X"55555555F755F7F7" + ) + port map ( + I0 => minTimeEr_i_9_n_0, + I1 => key2_prev, + I2 => key2_reg_n_0, + I3 => key1_reg_n_0, + I4 => key1_prev, + I5 => minTimeEr_i_7_n_0, + O => minTimeEr_i_5_n_0 + ); +minTimeEr_i_6: unisim.vcomponents.LUT6 + generic map( + INIT => X"FBFFFFFFBBFBFBFF" + ) + port map ( + I0 => minTimeOK_low, + I1 => minTime_En, + I2 => key3_prev, + I3 => key3_reg_n_0, + I4 => key4_reg_n_0, + I5 => key4_prev, + O => minTimeEr_i_6_n_0 + ); +minTimeEr_i_7: unisim.vcomponents.LUT6 + generic map( + INIT => X"FFDFDDDDFFDFFFDF" + ) + port map ( + I0 => minTime_En, + I1 => minTimeOK_high, + I2 => key2_reg_n_0, + I3 => key2_prev, + I4 => key1_prev, + I5 => key1_reg_n_0, + O => minTimeEr_i_7_n_0 + ); +minTimeEr_i_8: unisim.vcomponents.LUT2 + generic map( + INIT => X"B" + ) + port map ( + I0 => key1_prev, + I1 => key1_reg_n_0, + O => minTimeEr_i_8_n_0 + ); +minTimeEr_i_9: unisim.vcomponents.LUT2 + generic map( + INIT => X"1" + ) + port map ( + I0 => breaking_en, + I1 => reset, + O => minTimeEr_i_9_n_0 + ); +minTimeEr_reg: unisim.vcomponents.FDRE + generic map( + INIT => '0' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeEr_i_1_n_0, + Q => \^mintimeer_reg_0\, + R => '0' + ); +minTimeOK_high_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_high, + I1 => \ltOp__31_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_high[0]_i_1_n_0\, + O => minTimeOK_high_i_1_n_0 + ); +minTimeOK_high_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_high_i_1_n_0, + Q => minTimeOK_high, + R => '0' + ); +minTimeOK_low_i_1: unisim.vcomponents.LUT4 + generic map( + INIT => X"00AB" + ) + port map ( + I0 => minTimeOK_low, + I1 => \ltOp__15_carry__2_n_0\, + I2 => reset, + I3 => \minTimeCounter_low[0]_i_1_n_0\, + O => minTimeOK_low_i_1_n_0 + ); +minTimeOK_low_reg: unisim.vcomponents.FDRE + generic map( + INIT => '1' + ) + port map ( + C => externalCLK, + CE => '1', + D => minTimeOK_low_i_1_n_0, + Q => minTimeOK_low, + R => '0' + ); +end STRUCTURE; +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library UNISIM; +use UNISIM.VCOMPONENTS.ALL; +entity Inverter_3lvl_P0N_3lvl_1_1 is + port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + attribute NotValidForBitStream : boolean; + attribute NotValidForBitStream of Inverter_3lvl_P0N_3lvl_1_1 : entity is true; + attribute CHECK_LICENSE_TYPE : string; + attribute CHECK_LICENSE_TYPE of Inverter_3lvl_P0N_3lvl_1_1 : entity is "Inverter_3lvl_P0N_3lvl_0_4,P0N_3lvl,{}"; + attribute downgradeipidentifiedwarnings : string; + attribute downgradeipidentifiedwarnings of Inverter_3lvl_P0N_3lvl_1_1 : entity is "yes"; + attribute ip_definition_source : string; + attribute ip_definition_source of Inverter_3lvl_P0N_3lvl_1_1 : entity is "package_project"; + attribute x_core_info : string; + attribute x_core_info of Inverter_3lvl_P0N_3lvl_1_1 : entity is "P0N_3lvl,Vivado 2019.1"; +end Inverter_3lvl_P0N_3lvl_1_1; + +architecture STRUCTURE of Inverter_3lvl_P0N_3lvl_1_1 is + attribute x_interface_info : string; + attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST"; + attribute x_interface_parameter : string; + attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0"; +begin +U0: entity work.Inverter_3lvl_P0N_3lvl_1_1_P0N_3lvl + port map ( + PWM_out_0 => PWM_out_0, + PWM_out_1 => PWM_out_1, + PWM_out_2 => PWM_out_2, + PWM_out_3 => PWM_out_3, + TKin0 => TKin0, + TKin1 => TKin1, + breaking_en => breaking_en, + deadTime(31 downto 0) => deadTime(31 downto 0), + er => er, + externalCLK => externalCLK, + minTime(31 downto 0) => minTime(31 downto 0), + minTimeEr_reg_0 => minTimeEr, + minTime_En => minTime_En, + ready => ready, + reset => reset + ); +end STRUCTURE; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v new file mode 100644 index 0000000..2501d99 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.v @@ -0,0 +1,35 @@ +// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +// -------------------------------------------------------------------------------- +// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +// Date : Fri Jun 11 07:49:57 2021 +// Host : STAS-W10 running 64-bit major release (build 9200) +// Command : write_verilog -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_1_1 -prefix +// Inverter_3lvl_P0N_3lvl_1_1_ Inverter_3lvl_P0N_3lvl_0_4_stub.v +// Design : Inverter_3lvl_P0N_3lvl_0_4 +// Purpose : Stub declaration of top-level module interface +// Device : xc7z020clg484-3 +// -------------------------------------------------------------------------------- + +// This empty module with port declaration file causes synthesis tools to infer a black box for IP. +// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. +// Please paste the declaration into a Verilog source file or add the file as an additional source. +(* x_core_info = "P0N_3lvl,Vivado 2019.1" *) +module Inverter_3lvl_P0N_3lvl_1_1(externalCLK, ready, reset, deadTime, minTime, er, + minTime_En, minTimeEr, TKin0, TKin1, breaking_en, PWM_out_0, PWM_out_1, PWM_out_2, PWM_out_3) +/* synthesis syn_black_box black_box_pad_pin="externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3" */; + input externalCLK; + input ready; + input reset; + input [31:0]deadTime; + input [31:0]minTime; + input er; + input minTime_En; + output minTimeEr; + input TKin0; + input TKin1; + input breaking_en; + output PWM_out_0; + output PWM_out_1; + output PWM_out_2; + output PWM_out_3; +endmodule diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl new file mode 100644 index 0000000..35e9792 --- /dev/null +++ b/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl @@ -0,0 +1,44 @@ +-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +-- -------------------------------------------------------------------------------- +-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019 +-- Date : Fri Jun 11 07:49:57 2021 +-- Host : STAS-W10 running 64-bit major release (build 9200) +-- Command : write_vhdl -force -mode synth_stub -rename_top Inverter_3lvl_P0N_3lvl_1_1 -prefix +-- Inverter_3lvl_P0N_3lvl_1_1_ Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl +-- Design : Inverter_3lvl_P0N_3lvl_0_4 +-- Purpose : Stub declaration of top-level module interface +-- Device : xc7z020clg484-3 +-- -------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; + +entity Inverter_3lvl_P0N_3lvl_1_1 is + Port ( + externalCLK : in STD_LOGIC; + ready : in STD_LOGIC; + reset : in STD_LOGIC; + deadTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + minTime : in STD_LOGIC_VECTOR ( 31 downto 0 ); + er : in STD_LOGIC; + minTime_En : in STD_LOGIC; + minTimeEr : out STD_LOGIC; + TKin0 : in STD_LOGIC; + TKin1 : in STD_LOGIC; + breaking_en : in STD_LOGIC; + PWM_out_0 : out STD_LOGIC; + PWM_out_1 : out STD_LOGIC; + PWM_out_2 : out STD_LOGIC; + PWM_out_3 : out STD_LOGIC + ); + +end Inverter_3lvl_P0N_3lvl_1_1; + +architecture stub of Inverter_3lvl_P0N_3lvl_1_1 is +attribute syn_black_box : boolean; +attribute black_box_pad_pin : string; +attribute syn_black_box of stub : architecture is true; +attribute black_box_pad_pin of stub : architecture is "externalCLK,ready,reset,deadTime[31:0],minTime[31:0],er,minTime_En,minTimeEr,TKin0,TKin1,breaking_en,PWM_out_0,PWM_out_1,PWM_out_2,PWM_out_3"; +attribute x_core_info : string; +attribute x_core_info of stub : architecture is "P0N_3lvl,Vivado 2019.1"; +begin +end; diff --git a/LIB/Inverter_3lvl/Inverter_3lvl.xpr b/LIB/Inverter_3lvl/Inverter_3lvl.xpr index 00b5cca..21087b5 100644 --- a/LIB/Inverter_3lvl/Inverter_3lvl.xpr +++ b/LIB/Inverter_3lvl/Inverter_3lvl.xpr @@ -3,7 +3,7 @@ - +