2024-12-17 09:42:52 +03:00
|
|
|
/* USER CODE BEGIN Header */
|
|
|
|
/**
|
|
|
|
******************************************************************************
|
|
|
|
* @file tim.c
|
|
|
|
* @brief This file provides code for the configuration
|
|
|
|
* of the TIM instances.
|
|
|
|
******************************************************************************
|
|
|
|
* @attention
|
|
|
|
*
|
|
|
|
* Copyright (c) 2024 STMicroelectronics.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
|
|
* in the root directory of this software component.
|
|
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
|
|
*
|
|
|
|
******************************************************************************
|
|
|
|
*/
|
|
|
|
/* USER CODE END Header */
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
|
|
#include "tim.h"
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 0 */
|
|
|
|
|
|
|
|
/* USER CODE END 0 */
|
|
|
|
|
2024-12-17 18:24:41 +03:00
|
|
|
TIM_HandleTypeDef htim2;
|
2024-12-17 09:42:52 +03:00
|
|
|
TIM_HandleTypeDef htim3;
|
|
|
|
|
2024-12-17 18:24:41 +03:00
|
|
|
/* TIM2 init function */
|
|
|
|
void MX_TIM2_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM2_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 0 */
|
|
|
|
|
|
|
|
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig = {0};
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM2_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 1 */
|
|
|
|
htim2.Instance = TIM2;
|
|
|
|
htim2.Init.Prescaler = 0;
|
|
|
|
htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim2.Init.Period = 65535;
|
|
|
|
htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
|
|
|
if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
|
|
|
|
if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM2_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 2 */
|
|
|
|
|
|
|
|
}
|
2024-12-17 09:42:52 +03:00
|
|
|
/* TIM3 init function */
|
|
|
|
void MX_TIM3_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM3_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_Init 0 */
|
|
|
|
|
|
|
|
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig = {0};
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM3_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_Init 1 */
|
|
|
|
htim3.Instance = TIM3;
|
2024-12-23 13:42:01 +03:00
|
|
|
htim3.Init.Prescaler = 72-1;
|
2024-12-17 09:42:52 +03:00
|
|
|
htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2024-12-23 13:42:01 +03:00
|
|
|
htim3.Init.Period = 65535;
|
2024-12-17 09:42:52 +03:00
|
|
|
htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
|
|
|
if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
|
|
|
|
if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM3_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
|
|
|
|
{
|
|
|
|
|
2024-12-17 18:24:41 +03:00
|
|
|
if(tim_baseHandle->Instance==TIM2)
|
|
|
|
{
|
|
|
|
/* USER CODE BEGIN TIM2_MspInit 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_MspInit 0 */
|
|
|
|
/* TIM2 clock enable */
|
|
|
|
__HAL_RCC_TIM2_CLK_ENABLE();
|
|
|
|
|
|
|
|
/* TIM2 interrupt Init */
|
|
|
|
HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
|
|
|
|
HAL_NVIC_EnableIRQ(TIM2_IRQn);
|
|
|
|
/* USER CODE BEGIN TIM2_MspInit 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_MspInit 1 */
|
|
|
|
}
|
|
|
|
else if(tim_baseHandle->Instance==TIM3)
|
2024-12-17 09:42:52 +03:00
|
|
|
{
|
|
|
|
/* USER CODE BEGIN TIM3_MspInit 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_MspInit 0 */
|
|
|
|
/* TIM3 clock enable */
|
|
|
|
__HAL_RCC_TIM3_CLK_ENABLE();
|
|
|
|
|
|
|
|
/* TIM3 interrupt Init */
|
|
|
|
HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
|
|
|
|
HAL_NVIC_EnableIRQ(TIM3_IRQn);
|
|
|
|
/* USER CODE BEGIN TIM3_MspInit 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_MspInit 1 */
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
|
|
|
|
{
|
|
|
|
|
2024-12-17 18:24:41 +03:00
|
|
|
if(tim_baseHandle->Instance==TIM2)
|
|
|
|
{
|
|
|
|
/* USER CODE BEGIN TIM2_MspDeInit 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_MspDeInit 0 */
|
|
|
|
/* Peripheral clock disable */
|
|
|
|
__HAL_RCC_TIM2_CLK_DISABLE();
|
|
|
|
|
|
|
|
/* TIM2 interrupt Deinit */
|
|
|
|
HAL_NVIC_DisableIRQ(TIM2_IRQn);
|
|
|
|
/* USER CODE BEGIN TIM2_MspDeInit 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_MspDeInit 1 */
|
|
|
|
}
|
|
|
|
else if(tim_baseHandle->Instance==TIM3)
|
2024-12-17 09:42:52 +03:00
|
|
|
{
|
|
|
|
/* USER CODE BEGIN TIM3_MspDeInit 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_MspDeInit 0 */
|
|
|
|
/* Peripheral clock disable */
|
|
|
|
__HAL_RCC_TIM3_CLK_DISABLE();
|
|
|
|
|
|
|
|
/* TIM3 interrupt Deinit */
|
|
|
|
HAL_NVIC_DisableIRQ(TIM3_IRQn);
|
|
|
|
/* USER CODE BEGIN TIM3_MspDeInit 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM3_MspDeInit 1 */
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 1 */
|
|
|
|
|
|
|
|
/* USER CODE END 1 */
|